Commit 054a3ef6 ("cpufreq: qcom-hw: Allocate qcom_cpufreq_data during
probe") assumed that every reg variable is 4*u32 wide (as most new qcom
SoCs set #address- and #size-cells to <2>. That is not the case for all of
them though. Check the cells values dynamically to ensure the proper
region of the DTB is being read.

Fixes: 054a3ef6 ("cpufreq: qcom-hw: Allocate qcom_cpufreq_data during probe")
Signed-off-by: NKonrad Dybcio <konrad.dybcio@linaro.org>
Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org>