platsmp.c 4.9 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 *  linux/arch/arm/mach-realview/platsmp.c
 *
 *  Copyright (C) 2002 ARM Ltd.
 *  All Rights Reserved
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#include <linux/init.h>
#include <linux/errno.h>
#include <linux/delay.h>
#include <linux/device.h>
R
Russell King 已提交
15
#include <linux/jiffies.h>
16
#include <linux/smp.h>
17
#include <linux/io.h>
18 19

#include <asm/cacheflush.h>
20
#include <mach/hardware.h>
21
#include <asm/mach-types.h>
22
#include <asm/localtimer.h>
23
#include <asm/unified.h>
24

25 26
#include <mach/board-eb.h>
#include <mach/board-pb11mp.h>
27
#include <mach/board-pbx.h>
28
#include <asm/smp_scu.h>
29

30 31
#include "core.h"

32 33 34 35 36 37 38 39
extern void realview_secondary_startup(void);

/*
 * control for which core is the next to come out of the secondary
 * boot "holding pen"
 */
volatile int __cpuinitdata pen_release = -1;

40 41 42 43 44 45
static void __iomem *scu_base_addr(void)
{
	if (machine_is_realview_eb_mp())
		return __io_address(REALVIEW_EB11MP_SCU_BASE);
	else if (machine_is_realview_pb11mp())
		return __io_address(REALVIEW_TC11MP_SCU_BASE);
46 47 48
	else if (machine_is_realview_pbx() &&
		 (core_tile_pbx11mp() || core_tile_pbxa9mp()))
		return __io_address(REALVIEW_PBX_TILE_SCU_BASE);
49 50 51 52
	else
		return (void __iomem *)0;
}

53 54 55 56
static DEFINE_SPINLOCK(boot_lock);

void __cpuinit platform_secondary_init(unsigned int cpu)
{
57 58
	trace_hardirqs_off();

59 60 61 62 63
	/*
	 * if any interrupts are already enabled for the primary
	 * core (e.g. timer irq), then they will not have been enabled
	 * for us: do so
	 */
64
	gic_cpu_init(0, gic_cpu_base_addr);
65 66 67 68 69 70

	/*
	 * let the primary processor know we're out of the
	 * pen, then head off into the C entry point
	 */
	pen_release = -1;
71
	smp_wmb();
72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110

	/*
	 * Synchronise with the boot thread.
	 */
	spin_lock(&boot_lock);
	spin_unlock(&boot_lock);
}

int __cpuinit boot_secondary(unsigned int cpu, struct task_struct *idle)
{
	unsigned long timeout;

	/*
	 * set synchronisation state between this boot processor
	 * and the secondary one
	 */
	spin_lock(&boot_lock);

	/*
	 * The secondary processor is waiting to be released from
	 * the holding pen - release it, then wait for it to flag
	 * that it has been released by resetting pen_release.
	 *
	 * Note that "pen_release" is the hardware CPU ID, whereas
	 * "cpu" is Linux's internal ID.
	 */
	pen_release = cpu;
	flush_cache_all();

	/*
	 * XXX
	 *
	 * This is a later addition to the booting protocol: the
	 * bootMonitor now puts secondary cores into WFI, so
	 * poke_milo() no longer gets the cores moving; we need
	 * to send a soft interrupt to wake the secondary core.
	 * Use smp_cross_call() for this, since there's little
	 * point duplicating the code here
	 */
111
	smp_cross_call(cpumask_of(cpu), 1);
112 113 114

	timeout = jiffies + (1 * HZ);
	while (time_before(jiffies, timeout)) {
115
		smp_rmb();
116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136
		if (pen_release == -1)
			break;

		udelay(10);
	}

	/*
	 * now the secondary core is starting up let it run its
	 * calibrations, then wait for it to finish
	 */
	spin_unlock(&boot_lock);

	return pen_release != -1 ? -ENOSYS : 0;
}

static void __init poke_milo(void)
{
	/* nobody is to be released from the pen yet */
	pen_release = -1;

	/*
137 138 139
	 * Write the address of secondary startup into the system-wide flags
	 * register. The BootMonitor waits for this register to become
	 * non-zero.
140
	 */
141
	__raw_writel(BSYM(virt_to_phys(realview_secondary_startup)),
142
		     __io_address(REALVIEW_SYS_FLAGSSET));
143 144 145 146

	mb();
}

147 148 149 150 151 152
/*
 * Initialise the CPU possible map early - this describes the CPUs
 * which may be present or become present in the system.
 */
void __init smp_init_cpus(void)
{
153 154 155 156
	void __iomem *scu_base = scu_base_addr();
	unsigned int i, ncores;

	ncores = scu_base ? scu_get_core_count(scu_base) : 1;
157

158 159 160 161 162 163 164 165 166
	/* sanity check */
	if (ncores > NR_CPUS) {
		printk(KERN_WARNING
		       "Realview: no. of cores (%d) greater than configured "
		       "maximum of %d - clipping\n",
		       ncores, NR_CPUS);
		ncores = NR_CPUS;
	}

167 168 169 170 171 172 173 174 175 176
	for (i = 0; i < ncores; i++)
		set_cpu_possible(i, true);
}

void __init smp_prepare_cpus(unsigned int max_cpus)
{
	unsigned int ncores = num_possible_cpus();
	unsigned int cpu = smp_processor_id();
	int i;

177 178 179 180 181 182 183 184 185
	smp_store_cpu_info(cpu);

	/*
	 * are we trying to boot more cores than exist?
	 */
	if (max_cpus > ncores)
		max_cpus = ncores;

	/*
186 187
	 * Initialise the present map, which describes the set of CPUs
	 * actually populated at the present time.
188
	 */
189
	for (i = 0; i < max_cpus; i++)
190
		set_cpu_present(i, true);
191 192

	/*
193 194 195 196 197
	 * Initialise the SCU if there are more than one CPU and let
	 * them know where to start. Note that, on modern versions of
	 * MILO, the "poke" doesn't actually do anything until each
	 * individual core is sent a soft interrupt to get it out of
	 * WFI
198
	 */
199
	if (max_cpus > 1) {
200 201 202 203 204 205
		/*
		 * Enable the local timer or broadcast device for the
		 * boot CPU, but only if we have more than one CPU.
		 */
		percpu_timer_setup();

206
		scu_enable(scu_base_addr());
207
		poke_milo();
208
	}
209
}
新手
引导
客服 返回
顶部