r8a7794-silk.dts 6.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * Device Tree Source for the SILK board
 *
 * Copyright (C) 2014 Renesas Electronics Corporation
 * Copyright (C) 2014-2015 Renesas Solutions Corp.
 * Copyright (C) 2014-2015 Cogent Embedded, Inc.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

/dts-v1/;
#include "r8a7794.dtsi"
15
#include <dt-bindings/gpio/gpio.h>
16 17 18 19 20 21 22 23 24 25

/ {
	model = "SILK";
	compatible = "renesas,silk", "renesas,r8a7794";

	aliases {
		serial0 = &scif2;
	};

	chosen {
26
		bootargs = "ignore_loglevel rw root=/dev/nfs ip=dhcp";
27
		stdout-path = "serial0:115200n8";
28 29 30 31 32 33
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};
34

35
	d3_3v: regulator-d3-3v {
36 37 38 39 40 41 42
		compatible = "regulator-fixed";
		regulator-name = "D3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};
43

44
	vcc_sdhi1: regulator-vcc-sdhi1 {
45 46 47 48 49 50 51 52 53 54
		compatible = "regulator-fixed";

		regulator-name = "SDHI1 Vcc";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;

		gpio = <&gpio4 26 GPIO_ACTIVE_HIGH>;
		enable-active-high;
	};

55
	vccq_sdhi1: regulator-vccq-sdhi1 {
56 57 58 59 60 61 62 63 64 65 66
		compatible = "regulator-gpio";

		regulator-name = "SDHI1 VccQ";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <3300000>;

		gpios = <&gpio4 29 GPIO_ACTIVE_HIGH>;
		gpios-states = <1>;
		states = <3300000 1
			  1800000 0>;
	};
67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121

	vga-encoder {
		compatible = "adi,adv7123";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				adv7123_in: endpoint {
					remote-endpoint = <&du_out_rgb1>;
				};
			};
			port@1 {
				reg = <1>;
				adv7123_out: endpoint {
					remote-endpoint = <&vga_in>;
				};
			};
		};
	};

	hdmi-out {
		compatible = "hdmi-connector";
		type = "a";

		port {
			hdmi_con: endpoint {
				remote-endpoint = <&adv7511_out>;
			};
		};
	};

	vga {
		compatible = "vga-connector";

		port {
			vga_in: endpoint {
				remote-endpoint = <&adv7123_out>;
			};
		};
	};

	x2_clk: x2-clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <148500000>;
	};

	x3_clk: x3-clock {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <74250000>;
	};
122 123 124 125 126 127 128
};

&extal_clk {
	clock-frequency = <20000000>;
};

&pfc {
129 130 131
	pinctrl-0 = <&scif_clk_pins>;
	pinctrl-names = "default";

132
	scif2_pins: serial2 {
133 134
		groups = "scif2_data";
		function = "scif2";
135
	};
136

137
	scif_clk_pins: scif_clk {
138 139
		groups = "scif_clk";
		function = "scif_clk";
140 141
	};

142
	ether_pins: ether {
143 144
		groups = "eth_link", "eth_mdio", "eth_rmii";
		function = "eth";
145 146 147
	};

	phy1_pins: phy1 {
148 149
		groups = "intc_irq8";
		function = "intc";
150
	};
151

152
	i2c1_pins: i2c1 {
153 154
		groups = "i2c1";
		function = "i2c1";
155 156
	};

157
	mmcif0_pins: mmcif0 {
158 159
		groups = "mmc_data8", "mmc_ctrl";
		function = "mmc";
160
	};
161

162
	sdhi1_pins: sd1 {
163 164
		groups = "sdhi1_data4", "sdhi1_ctrl";
		function = "sdhi1";
165 166
	};

167
	qspi_pins: spi0 {
168 169
		groups = "qspi_ctrl", "qspi_data4";
		function = "qspi";
170
	};
171 172

	vin0_pins: vin0 {
173 174
		groups = "vin0_data8", "vin0_clk";
		function = "vin0";
175
	};
176 177

	usb0_pins: usb0 {
178 179
		groups = "usb0";
		function = "usb0";
180 181 182
	};

	usb1_pins: usb1 {
183 184
		groups = "usb1";
		function = "usb1";
185
	};
186 187 188 189 190 191 192 193
};

&scif2 {
	pinctrl-0 = <&scif2_pins>;
	pinctrl-names = "default";

	status = "okay";
};
194

195 196 197 198 199
&scif_clk {
	clock-frequency = <14745600>;
	status = "okay";
};

200 201 202 203 204 205 206 207 208 209 210 211 212 213 214
&ether {
	pinctrl-0 = <&ether_pins &phy1_pins>;
	pinctrl-names = "default";

	phy-handle = <&phy1>;
	renesas,ether-link-active-low;
	status = "okay";

	phy1: ethernet-phy@1 {
		reg = <1>;
		interrupt-parent = <&irqc0>;
		interrupts = <8 IRQ_TYPE_LEVEL_LOW>;
		micrel,led-mode = <1>;
	};
};
215

216 217 218 219 220 221
&i2c1 {
	pinctrl-0 = <&i2c1_pins>;
	pinctrl-names = "default";

	status = "okay";
	clock-frequency = <400000>;
222 223 224 225 226 227 228 229 230 231 232 233 234

	composite-in@20 {
		compatible = "adi,adv7180";
		reg = <0x20>;
		remote = <&vin0>;

		port {
			adv7180: endpoint {
				bus-width = <8>;
				remote-endpoint = <&vin0ep>;
			};
		};
	};
235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266

	hdmi@39 {
		compatible = "adi,adv7511w";
		reg = <0x39>;
		interrupt-parent = <&gpio5>;
		interrupts = <23 IRQ_TYPE_LEVEL_LOW>;

		adi,input-depth = <8>;
		adi,input-colorspace = "rgb";
		adi,input-clock = "1x";
		adi,input-style = <1>;
		adi,input-justification = "evenly";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				adv7511_in: endpoint {
					remote-endpoint = <&du_out_rgb0>;
				};
			};

			port@1 {
				reg = <1>;
				adv7511_out: endpoint {
					remote-endpoint = <&hdmi_con>;
				};
			};
		};
	};
267 268
};

269 270 271 272 273 274 275 276 277 278
&mmcif0 {
	pinctrl-0 = <&mmcif0_pins>;
	pinctrl-names = "default";

	vmmc-supply = <&d3_3v>;
	vqmmc-supply = <&d3_3v>;
	bus-width = <8>;
	non-removable;
	status = "okay";
};
279

280 281 282 283 284 285 286 287 288 289
&sdhi1 {
	pinctrl-0 = <&sdhi1_pins>;
	pinctrl-names = "default";

	vmmc-supply = <&vcc_sdhi1>;
	vqmmc-supply = <&vccq_sdhi1>;
	cd-gpios = <&gpio6 14 GPIO_ACTIVE_LOW>;
	status = "okay";
};

290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305
&qspi {
	pinctrl-0 = <&qspi_pins>;
	pinctrl-names = "default";

	status = "okay";

	flash@0 {
		compatible = "spansion,s25fl512s", "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <30000000>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		spi-cpol;
		spi-cpha;
		m25p,fast-read;

306
		partitions {
307
			compatible = "fixed-partitions";
308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "loader";
				reg = <0x00000000 0x00040000>;
				read-only;
			};
			partition@40000 {
				label = "user";
				reg = <0x00040000 0x00400000>;
				read-only;
			};
			partition@440000 {
				label = "flash";
				reg = <0x00440000 0x03bc0000>;
			};
325 326 327
		};
	};
};
328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344

/* composite video input */
&vin0 {
	status = "okay";
	pinctrl-0 = <&vin0_pins>;
	pinctrl-names = "default";

	port {
		#address-cells = <1>;
		#size-cells = <0>;

		vin0ep: endpoint {
			remote-endpoint = <&adv7180>;
			bus-width = <8>;
		};
	};
};
345 346 347 348 349 350 351 352 353 354 355 356

&pci0 {
	status = "okay";
	pinctrl-0 = <&usb0_pins>;
	pinctrl-names = "default";
};

&pci1 {
	status = "okay";
	pinctrl-0 = <&usb1_pins>;
	pinctrl-names = "default";
};
357 358 359 360

&usbphy {
	status = "okay";
};
361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382

&du {
	status = "okay";

	clocks = <&mstp7_clks R8A7794_CLK_DU0>,
		 <&mstp7_clks R8A7794_CLK_DU0>,
		 <&x2_clk>, <&x3_clk>;
	clock-names = "du.0", "du.1", "dclkin.0", "dclkin.1";

	ports {
		port@0 {
			endpoint {
				remote-endpoint = <&adv7511_in>;
			};
		};
		port@1 {
			endpoint {
				remote-endpoint = <&adv7123_in>;
			};
		};
	};
};