cpu.c 5.9 KB
Newer Older
1
/* linux/arch/arm/mach-exynos4/cpu.c
2
 *
3 4
 * Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
5 6 7 8 9 10 11 12 13 14 15 16 17
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/sched.h>
#include <linux/sysdev.h>

#include <asm/mach/map.h>
#include <asm/mach/irq.h>

#include <asm/proc-fns.h>
18
#include <asm/hardware/cache-l2x0.h>
19
#include <asm/hardware/gic.h>
20 21 22

#include <plat/cpu.h>
#include <plat/clock.h>
M
MyungJoo Ham 已提交
23
#include <plat/devs.h>
24
#include <plat/exynos4.h>
M
MyungJoo Ham 已提交
25
#include <plat/adc-core.h>
H
Hyuk Lee 已提交
26
#include <plat/sdhci.h>
27
#include <plat/devs.h>
28
#include <plat/fb-core.h>
29
#include <plat/fimc-core.h>
30
#include <plat/iic-core.h>
31 32 33 34 35 36 37 38

#include <mach/regs-irq.h>

extern int combiner_init(unsigned int combiner_nr, void __iomem *base,
			 unsigned int irq_start);
extern void combiner_cascade_irq(unsigned int combiner_nr, unsigned int irq);

/* Initial IO mappings */
39
static struct map_desc exynos4_iodesc[] __initdata = {
40
	{
41 42 43 44 45
		.virtual	= (unsigned long)S5P_VA_SYSTIMER,
		.pfn		= __phys_to_pfn(EXYNOS4_PA_SYSTIMER),
		.length		= SZ_4K,
		.type	 	= MT_DEVICE,
	}, {
46
		.virtual	= (unsigned long)S5P_VA_SYSRAM,
47
		.pfn		= __phys_to_pfn(EXYNOS4_PA_SYSRAM),
48 49 50 51
		.length		= SZ_4K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S5P_VA_CMU,
52
		.pfn		= __phys_to_pfn(EXYNOS4_PA_CMU),
53
		.length		= SZ_128K,
54
		.type		= MT_DEVICE,
55 56
	}, {
		.virtual	= (unsigned long)S5P_VA_PMU,
57
		.pfn		= __phys_to_pfn(EXYNOS4_PA_PMU),
58 59
		.length		= SZ_64K,
		.type		= MT_DEVICE,
60 61
	}, {
		.virtual	= (unsigned long)S5P_VA_COMBINER_BASE,
62
		.pfn		= __phys_to_pfn(EXYNOS4_PA_COMBINER),
63 64
		.length		= SZ_4K,
		.type		= MT_DEVICE,
65 66
	}, {
		.virtual	= (unsigned long)S5P_VA_COREPERI_BASE,
67
		.pfn		= __phys_to_pfn(EXYNOS4_PA_COREPERI),
68 69
		.length		= SZ_8K,
		.type		= MT_DEVICE,
70 71
	}, {
		.virtual	= (unsigned long)S5P_VA_L2CC,
72
		.pfn		= __phys_to_pfn(EXYNOS4_PA_L2CC),
73 74
		.length		= SZ_4K,
		.type		= MT_DEVICE,
75
	}, {
76
		.virtual	= (unsigned long)S5P_VA_GPIO1,
77
		.pfn		= __phys_to_pfn(EXYNOS4_PA_GPIO1),
78 79
		.length		= SZ_4K,
		.type		= MT_DEVICE,
80 81
	}, {
		.virtual	= (unsigned long)S5P_VA_GPIO2,
82
		.pfn		= __phys_to_pfn(EXYNOS4_PA_GPIO2),
83 84 85 86
		.length		= SZ_4K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S5P_VA_GPIO3,
87
		.pfn		= __phys_to_pfn(EXYNOS4_PA_GPIO3),
88 89
		.length		= SZ_256,
		.type		= MT_DEVICE,
90 91
	}, {
		.virtual	= (unsigned long)S5P_VA_DMC0,
92
		.pfn		= __phys_to_pfn(EXYNOS4_PA_DMC0),
93 94
		.length		= SZ_4K,
		.type		= MT_DEVICE,
95
	}, {
96 97 98
		.virtual	= (unsigned long)S3C_VA_UART,
		.pfn		= __phys_to_pfn(S3C_PA_UART),
		.length		= SZ_512K,
99
		.type		= MT_DEVICE,
D
Daein Moon 已提交
100 101
	}, {
		.virtual	= (unsigned long)S5P_VA_SROMC,
102
		.pfn		= __phys_to_pfn(EXYNOS4_PA_SROMC),
D
Daein Moon 已提交
103 104
		.length		= SZ_4K,
		.type		= MT_DEVICE,
105
	}, {
106
		.virtual	= (unsigned long)S3C_VA_USB_HSPHY,
107 108 109
		.pfn		= __phys_to_pfn(EXYNOS4_PA_HSPHY),
		.length		= SZ_4K,
		.type		= MT_DEVICE,
110 111 112 113 114 115 116 117 118 119 120
	}, {
		.virtual	= (unsigned long)S5P_VA_GIC_CPU,
		.pfn		= __phys_to_pfn(EXYNOS4_PA_GIC_CPU),
		.length		= SZ_64K,
		.type		= MT_DEVICE,
	}, {
		.virtual	= (unsigned long)S5P_VA_GIC_DIST,
		.pfn		= __phys_to_pfn(EXYNOS4_PA_GIC_DIST),
		.length		= SZ_64K,
		.type		= MT_DEVICE,
	},
121 122
};

123
static void exynos4_idle(void)
124 125 126 127 128 129 130
{
	if (!need_resched())
		cpu_do_idle();

	local_irq_enable();
}

131 132
/*
 * exynos4_map_io
133 134
 *
 * register the standard cpu IO areas
135 136
 */
void __init exynos4_map_io(void)
137
{
138
	iotable_init(exynos4_iodesc, ARRAY_SIZE(exynos4_iodesc));
H
Hyuk Lee 已提交
139 140

	/* initialize device information early */
141 142 143 144
	exynos4_default_sdhci0();
	exynos4_default_sdhci1();
	exynos4_default_sdhci2();
	exynos4_default_sdhci3();
145

M
MyungJoo Ham 已提交
146 147
	s3c_adc_setname("samsung-adc-v3");

148 149 150 151
	s3c_fimc_setname(0, "exynos4-fimc");
	s3c_fimc_setname(1, "exynos4-fimc");
	s3c_fimc_setname(2, "exynos4-fimc");
	s3c_fimc_setname(3, "exynos4-fimc");
152 153 154 155 156

	/* The I2C bus controllers are directly compatible with s3c2440 */
	s3c_i2c0_setname("s3c2440-i2c");
	s3c_i2c1_setname("s3c2440-i2c");
	s3c_i2c2_setname("s3c2440-i2c");
157 158

	s5p_fb_setname(0, "exynos4-fb");
159 160
}

161
void __init exynos4_init_clocks(int xtal)
162 163 164 165 166
{
	printk(KERN_DEBUG "%s: initializing clocks\n", __func__);

	s3c24xx_register_baseclocks(xtal);
	s5p_register_clocks(xtal);
167 168
	exynos4_register_clocks();
	exynos4_setup_clocks();
169 170
}

171 172 173 174 175 176 177 178
static void exynos4_gic_irq_eoi(struct irq_data *d)
{
	struct gic_chip_data *gic_data = irq_data_get_irq_chip_data(d);

	gic_data->cpu_base = S5P_VA_GIC_CPU +
			    (EXYNOS4_GIC_BANK_OFFSET * smp_processor_id());
}

179
void __init exynos4_init_irq(void)
180 181 182
{
	int irq;

183
	gic_init(0, IRQ_SPI(0), S5P_VA_GIC_DIST, S5P_VA_GIC_CPU);
184
	gic_arch_extn.irq_eoi = exynos4_gic_irq_eoi;
185 186

	for (irq = 0; irq < MAX_COMBINER_NR; irq++) {
187

188 189 190 191 192 193
		combiner_init(irq, (void __iomem *)S5P_VA_COMBINER(irq),
				COMBINER_IRQ(irq, 0));
		combiner_cascade_irq(irq, IRQ_SPI(irq));
	}

	/* The parameters of s5p_init_irq() are for VIC init.
194
	 * Theses parameters should be NULL and 0 because EXYNOS4
195 196 197 198 199
	 * uses GIC instead of VIC.
	 */
	s5p_init_irq(NULL, 0);
}

200 201
struct sysdev_class exynos4_sysclass = {
	.name	= "exynos4-core",
202 203
};

204 205
static struct sys_device exynos4_sysdev = {
	.cls	= &exynos4_sysclass,
206 207
};

208
static int __init exynos4_core_init(void)
209
{
210
	return sysdev_class_register(&exynos4_sysclass);
211 212
}

213
core_initcall(exynos4_core_init);
214

215
#ifdef CONFIG_CACHE_L2X0
216
static int __init exynos4_l2x0_cache_init(void)
217 218 219 220 221 222 223 224 225 226 227 228
{
	/* TAG, Data Latency Control: 2cycle */
	__raw_writel(0x110, S5P_VA_L2CC + L2X0_TAG_LATENCY_CTRL);
	__raw_writel(0x110, S5P_VA_L2CC + L2X0_DATA_LATENCY_CTRL);

	/* L2X0 Prefetch Control */
	__raw_writel(0x30000007, S5P_VA_L2CC + L2X0_PREFETCH_CTRL);

	/* L2X0 Power Control */
	__raw_writel(L2X0_DYNAMIC_CLK_GATING_EN | L2X0_STNDBY_MODE_EN,
		     S5P_VA_L2CC + L2X0_POWER_CTRL);

229
	l2x0_init(S5P_VA_L2CC, 0x7C470001, 0xC200ffff);
230 231 232 233

	return 0;
}

234
early_initcall(exynos4_l2x0_cache_init);
235 236
#endif

237
int __init exynos4_init(void)
238
{
239
	printk(KERN_INFO "EXYNOS4: Initializing architecture\n");
240 241

	/* set idle function */
242
	pm_idle = exynos4_idle;
243

244
	return sysdev_register(&exynos4_sysdev);
245
}