ksz_common.h 12.1 KB
Newer Older
1 2
/* SPDX-License-Identifier: GPL-2.0 */
/* Microchip switch driver common header
3
 *
4
 * Copyright (C) 2017-2019 Microchip Technology Inc.
5 6 7 8 9
 */

#ifndef __KSZ_COMMON_H
#define __KSZ_COMMON_H

10 11 12 13
#include <linux/etherdevice.h>
#include <linux/kernel.h>
#include <linux/mutex.h>
#include <linux/phy.h>
14
#include <linux/regmap.h>
15 16
#include <net/dsa.h>

17 18
#define KSZ_MAX_NUM_PORTS 8

19 20 21 22 23 24 25 26
struct vlan_table {
	u32 table[3];
};

struct ksz_port_mib {
	struct mutex cnt_mutex;		/* structure access */
	u8 cnt_ptr;
	u64 *counters;
27 28
	struct rtnl_link_stats64 stats64;
	struct spinlock stats64_lock;
29 30
};

31 32 33 34 35
struct ksz_mib_names {
	int index;
	char string[ETH_GSTRING_LEN];
};

36 37 38 39 40 41 42 43 44 45
struct ksz_chip_data {
	u32 chip_id;
	const char *dev_name;
	int num_vlans;
	int num_alus;
	int num_statics;
	int cpu_ports;
	int port_cnt;
	bool phy_errata_9477;
	bool ksz87xx_eee_link_erratum;
46 47 48
	const struct ksz_mib_names *mib_names;
	int mib_cnt;
	u8 reg_mib_cnt;
49
	int stp_ctrl_reg;
50 51 52 53
	bool supports_mii[KSZ_MAX_NUM_PORTS];
	bool supports_rmii[KSZ_MAX_NUM_PORTS];
	bool supports_rgmii[KSZ_MAX_NUM_PORTS];
	bool internal_phy[KSZ_MAX_NUM_PORTS];
54 55
};

56
struct ksz_port {
57
	bool remove_tag;		/* Remove Tag flag set, for ksz8795 only */
58 59 60 61 62 63 64 65 66 67 68 69
	int stp_state;
	struct phy_device phydev;

	u32 on:1;			/* port is not disabled by hardware */
	u32 phy:1;			/* port has a PHY */
	u32 fiber:1;			/* port is fiber */
	u32 sgmii:1;			/* port is SGMII */
	u32 force:1;
	u32 read:1;			/* read MIB counters in background */
	u32 freeze:1;			/* MIB counter freeze is enabled */

	struct ksz_port_mib mib;
70
	phy_interface_t interface;
71
	u16 max_frame;
72 73 74 75 76
};

struct ksz_device {
	struct dsa_switch *ds;
	struct ksz_platform_data *pdata;
77
	const struct ksz_chip_data *info;
78 79

	struct mutex dev_mutex;		/* device access */
80
	struct mutex regmap_mutex;	/* regmap access */
81 82 83 84 85 86 87 88 89 90 91 92 93
	struct mutex alu_mutex;		/* ALU access */
	struct mutex vlan_mutex;	/* vlan access */
	const struct ksz_dev_ops *dev_ops;

	struct device *dev;
	struct regmap *regmap[3];

	void *priv;

	struct gpio_desc *reset_gpio;	/* Optional reset GPIO */

	/* chip specific data */
	u32 chip_id;
94
	u8 chip_rev;
95 96
	int cpu_port;			/* port connected to CPU */
	int phy_port_cnt;
97
	phy_interface_t compat_interface;
98
	bool synclko_125;
99
	bool synclko_disable;
100 101 102 103

	struct vlan_table *vlan_cache;

	struct ksz_port *ports;
104
	struct delayed_work mib_read;
105 106 107 108 109 110 111
	unsigned long mib_read_interval;
	u16 mirror_rx;
	u16 mirror_tx;
	u32 features;			/* chip specific features */
	u16 port_mask;
};

112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
/* List of supported models */
enum ksz_model {
	KSZ8795,
	KSZ8794,
	KSZ8765,
	KSZ8830,
	KSZ9477,
	KSZ9897,
	KSZ9893,
	KSZ9567,
	LAN9370,
	LAN9371,
	LAN9372,
	LAN9373,
	LAN9374,
};

enum ksz_chip_id {
	KSZ8795_CHIP_ID = 0x8795,
	KSZ8794_CHIP_ID = 0x8794,
	KSZ8765_CHIP_ID = 0x8765,
	KSZ8830_CHIP_ID = 0x8830,
	KSZ9477_CHIP_ID = 0x00947700,
	KSZ9897_CHIP_ID = 0x00989700,
	KSZ9893_CHIP_ID = 0x00989300,
	KSZ9567_CHIP_ID = 0x00956700,
	LAN9370_CHIP_ID = 0x00937000,
	LAN9371_CHIP_ID = 0x00937100,
	LAN9372_CHIP_ID = 0x00937200,
	LAN9373_CHIP_ID = 0x00937300,
	LAN9374_CHIP_ID = 0x00937400,
};

145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182
struct alu_struct {
	/* entry 1 */
	u8	is_static:1;
	u8	is_src_filter:1;
	u8	is_dst_filter:1;
	u8	prio_age:3;
	u32	_reserv_0_1:23;
	u8	mstp:3;
	/* entry 2 */
	u8	is_override:1;
	u8	is_use_fid:1;
	u32	_reserv_1_1:23;
	u8	port_forward:7;
	/* entry 3 & 4*/
	u32	_reserv_2_1:9;
	u8	fid:7;
	u8	mac[ETH_ALEN];
};

struct ksz_dev_ops {
	u32 (*get_port_addr)(int port, int offset);
	void (*cfg_port_member)(struct ksz_device *dev, int port, u8 member);
	void (*flush_dyn_mac_table)(struct ksz_device *dev, int port);
	void (*port_cleanup)(struct ksz_device *dev, int port);
	void (*port_setup)(struct ksz_device *dev, int port, bool cpu_port);
	void (*r_phy)(struct ksz_device *dev, u16 phy, u16 reg, u16 *val);
	void (*w_phy)(struct ksz_device *dev, u16 phy, u16 reg, u16 val);
	int (*r_dyn_mac_table)(struct ksz_device *dev, u16 addr, u8 *mac_addr,
			       u8 *fid, u8 *src_port, u8 *timestamp,
			       u16 *entries);
	int (*r_sta_mac_table)(struct ksz_device *dev, u16 addr,
			       struct alu_struct *alu);
	void (*w_sta_mac_table)(struct ksz_device *dev, u16 addr,
				struct alu_struct *alu);
	void (*r_mib_cnt)(struct ksz_device *dev, int port, u16 addr,
			  u64 *cnt);
	void (*r_mib_pkt)(struct ksz_device *dev, int port, u16 addr,
			  u64 *dropped, u64 *cnt);
183
	void (*r_mib_stat64)(struct ksz_device *dev, int port);
184 185 186 187 188 189 190
	int  (*vlan_filtering)(struct ksz_device *dev, int port,
			       bool flag, struct netlink_ext_ack *extack);
	int  (*vlan_add)(struct ksz_device *dev, int port,
			 const struct switchdev_obj_port_vlan *vlan,
			 struct netlink_ext_ack *extack);
	int  (*vlan_del)(struct ksz_device *dev, int port,
			 const struct switchdev_obj_port_vlan *vlan);
191 192 193 194 195
	int (*mirror_add)(struct ksz_device *dev, int port,
			  struct dsa_mall_mirror_tc_entry *mirror,
			  bool ingress, struct netlink_ext_ack *extack);
	void (*mirror_del)(struct ksz_device *dev, int port,
			   struct dsa_mall_mirror_tc_entry *mirror);
196 197 198 199 200 201 202 203 204 205 206 207
	void (*freeze_mib)(struct ksz_device *dev, int port, bool freeze);
	void (*port_init_cnt)(struct ksz_device *dev, int port);
	int (*shutdown)(struct ksz_device *dev);
	int (*init)(struct ksz_device *dev);
	void (*exit)(struct ksz_device *dev);
};

struct ksz_device *ksz_switch_alloc(struct device *base, void *priv);
int ksz_switch_register(struct ksz_device *dev,
			const struct ksz_dev_ops *ops);
void ksz_switch_remove(struct ksz_device *dev);

208
int ksz8_switch_register(struct ksz_device *dev);
209
int ksz9477_switch_register(struct ksz_device *dev);
210

211
void ksz_init_mib_timer(struct ksz_device *dev);
212 213 214
void ksz_r_mib_stats64(struct ksz_device *dev, int port);
void ksz_get_stats64(struct dsa_switch *ds, int port,
		     struct rtnl_link_stats64 *s);
215 216
void ksz_phylink_get_caps(struct dsa_switch *ds, int port,
			  struct phylink_config *config);
217
extern const struct ksz_chip_data ksz_switch_chips[];
218 219 220 221 222

/* Common DSA access functions */

int ksz_phy_read16(struct dsa_switch *ds, int addr, int reg);
int ksz_phy_write16(struct dsa_switch *ds, int addr, int reg, u16 val);
223 224
void ksz_mac_link_down(struct dsa_switch *ds, int port, unsigned int mode,
		       phy_interface_t interface);
225
int ksz_sset_count(struct dsa_switch *ds, int port, int sset);
226
void ksz_get_ethtool_stats(struct dsa_switch *ds, int port, uint64_t *buf);
227
int ksz_port_bridge_join(struct dsa_switch *ds, int port,
228 229
			 struct dsa_bridge bridge, bool *tx_fwd_offload,
			 struct netlink_ext_ack *extack);
230
void ksz_port_bridge_leave(struct dsa_switch *ds, int port,
231
			   struct dsa_bridge bridge);
232
void ksz_port_stp_state_set(struct dsa_switch *ds, int port, u8 state);
233 234 235
void ksz_port_fast_age(struct dsa_switch *ds, int port);
int ksz_port_fdb_dump(struct dsa_switch *ds, int port, dsa_fdb_dump_cb_t *cb,
		      void *data);
236
int ksz_port_mdb_add(struct dsa_switch *ds, int port,
237 238
		     const struct switchdev_obj_port_mdb *mdb,
		     struct dsa_db db);
239
int ksz_port_mdb_del(struct dsa_switch *ds, int port,
240 241
		     const struct switchdev_obj_port_mdb *mdb,
		     struct dsa_db db);
242
int ksz_enable_port(struct dsa_switch *ds, int port, struct phy_device *phy);
243 244
void ksz_get_strings(struct dsa_switch *ds, int port,
		     u32 stringset, uint8_t *buf);
245 246
enum dsa_tag_protocol ksz_get_tag_protocol(struct dsa_switch *ds,
					   int port, enum dsa_tag_protocol mp);
247 248 249 250 251 252 253
int ksz_port_vlan_filtering(struct dsa_switch *ds, int port,
			    bool flag, struct netlink_ext_ack *extack);
int ksz_port_vlan_add(struct dsa_switch *ds, int port,
		      const struct switchdev_obj_port_vlan *vlan,
		      struct netlink_ext_ack *extack);
int ksz_port_vlan_del(struct dsa_switch *ds, int port,
		      const struct switchdev_obj_port_vlan *vlan);
254 255 256 257 258
int ksz_port_mirror_add(struct dsa_switch *ds, int port,
			struct dsa_mall_mirror_tc_entry *mirror,
			bool ingress, struct netlink_ext_ack *extack);
void ksz_port_mirror_del(struct dsa_switch *ds, int port,
			 struct dsa_mall_mirror_tc_entry *mirror);
259 260 261 262 263

/* Common register access functions */

static inline int ksz_read8(struct ksz_device *dev, u32 reg, u8 *val)
{
264 265
	unsigned int value;
	int ret = regmap_read(dev->regmap[0], reg, &value);
266

267
	*val = value;
268 269 270 271 272
	return ret;
}

static inline int ksz_read16(struct ksz_device *dev, u32 reg, u16 *val)
{
273 274
	unsigned int value;
	int ret = regmap_read(dev->regmap[1], reg, &value);
275

276
	*val = value;
277 278 279 280 281
	return ret;
}

static inline int ksz_read32(struct ksz_device *dev, u32 reg, u32 *val)
{
282 283
	unsigned int value;
	int ret = regmap_read(dev->regmap[2], reg, &value);
284

285
	*val = value;
286 287 288
	return ret;
}

289 290 291 292 293 294
static inline int ksz_read64(struct ksz_device *dev, u32 reg, u64 *val)
{
	u32 value[2];
	int ret;

	ret = regmap_bulk_read(dev->regmap[2], reg, value, 2);
295 296
	if (!ret)
		*val = (u64)value[0] << 32 | value[1];
297 298 299 300

	return ret;
}

301 302
static inline int ksz_write8(struct ksz_device *dev, u32 reg, u8 value)
{
303
	return regmap_write(dev->regmap[0], reg, value);
304 305 306 307
}

static inline int ksz_write16(struct ksz_device *dev, u32 reg, u16 value)
{
308
	return regmap_write(dev->regmap[1], reg, value);
309 310 311 312
}

static inline int ksz_write32(struct ksz_device *dev, u32 reg, u32 value)
{
313
	return regmap_write(dev->regmap[2], reg, value);
314 315
}

316 317 318 319 320 321 322 323 324 325 326 327
static inline int ksz_write64(struct ksz_device *dev, u32 reg, u64 value)
{
	u32 val[2];

	/* Ick! ToDo: Add 64bit R/W to regmap on 32bit systems */
	value = swab64(value);
	val[0] = swab32(value & 0xffffffffULL);
	val[1] = swab32(value >> 32ULL);

	return regmap_bulk_write(dev->regmap[2], reg, val, 2);
}

328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363
static inline void ksz_pread8(struct ksz_device *dev, int port, int offset,
			      u8 *data)
{
	ksz_read8(dev, dev->dev_ops->get_port_addr(port, offset), data);
}

static inline void ksz_pread16(struct ksz_device *dev, int port, int offset,
			       u16 *data)
{
	ksz_read16(dev, dev->dev_ops->get_port_addr(port, offset), data);
}

static inline void ksz_pread32(struct ksz_device *dev, int port, int offset,
			       u32 *data)
{
	ksz_read32(dev, dev->dev_ops->get_port_addr(port, offset), data);
}

static inline void ksz_pwrite8(struct ksz_device *dev, int port, int offset,
			       u8 data)
{
	ksz_write8(dev, dev->dev_ops->get_port_addr(port, offset), data);
}

static inline void ksz_pwrite16(struct ksz_device *dev, int port, int offset,
				u16 data)
{
	ksz_write16(dev, dev->dev_ops->get_port_addr(port, offset), data);
}

static inline void ksz_pwrite32(struct ksz_device *dev, int port, int offset,
				u32 data)
{
	ksz_write32(dev, dev->dev_ops->get_port_addr(port, offset), data);
}

364 365 366 367 368 369 370 371 372 373 374 375
static inline void ksz_regmap_lock(void *__mtx)
{
	struct mutex *mtx = __mtx;
	mutex_lock(mtx);
}

static inline void ksz_regmap_unlock(void *__mtx)
{
	struct mutex *mtx = __mtx;
	mutex_unlock(mtx);
}

376 377 378 379 380
/* STP State Defines */
#define PORT_TX_ENABLE			BIT(2)
#define PORT_RX_ENABLE			BIT(1)
#define PORT_LEARN_DISABLE		BIT(0)

381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397
/* Switch ID Defines */
#define REG_CHIP_ID0			0x00

#define SW_FAMILY_ID_M			GENMASK(15, 8)
#define KSZ87_FAMILY_ID			0x87
#define KSZ88_FAMILY_ID			0x88

#define KSZ8_PORT_STATUS_0		0x08
#define KSZ8_PORT_FIBER_MODE		BIT(7)

#define SW_CHIP_ID_M			GENMASK(7, 4)
#define KSZ87_CHIP_ID_94		0x6
#define KSZ87_CHIP_ID_95		0x9
#define KSZ88_CHIP_ID_63		0x3

#define SW_REV_ID_M			GENMASK(7, 4)

398 399 400 401
/* Regmap tables generation */
#define KSZ_SPI_OP_RD		3
#define KSZ_SPI_OP_WR		2

402 403
#define swabnot_used(x)		0

404 405 406 407 408
#define KSZ_SPI_OP_FLAG_MASK(opcode, swp, regbits, regpad)		\
	swab##swp((opcode) << ((regbits) + (regpad)))

#define KSZ_REGMAP_ENTRY(width, swp, regbits, regpad, regalign)		\
	{								\
409
		.name = #width,						\
410
		.val_bits = (width),					\
411
		.reg_stride = 1,					\
412 413 414 415 416 417 418 419 420 421
		.reg_bits = (regbits) + (regalign),			\
		.pad_bits = (regpad),					\
		.max_register = BIT(regbits) - 1,			\
		.cache_type = REGCACHE_NONE,				\
		.read_flag_mask =					\
			KSZ_SPI_OP_FLAG_MASK(KSZ_SPI_OP_RD, swp,	\
					     regbits, regpad),		\
		.write_flag_mask =					\
			KSZ_SPI_OP_FLAG_MASK(KSZ_SPI_OP_WR, swp,	\
					     regbits, regpad),		\
422 423
		.lock = ksz_regmap_lock,				\
		.unlock = ksz_regmap_unlock,				\
424 425 426 427 428 429 430 431 432 433 434
		.reg_format_endian = REGMAP_ENDIAN_BIG,			\
		.val_format_endian = REGMAP_ENDIAN_BIG			\
	}

#define KSZ_REGMAP_TABLE(ksz, swp, regbits, regpad, regalign)		\
	static const struct regmap_config ksz##_regmap_config[] = {	\
		KSZ_REGMAP_ENTRY(8, swp, (regbits), (regpad), (regalign)), \
		KSZ_REGMAP_ENTRY(16, swp, (regbits), (regpad), (regalign)), \
		KSZ_REGMAP_ENTRY(32, swp, (regbits), (regpad), (regalign)), \
	}

435
#endif