arm_pmu.h 4.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 *  linux/arch/arm/include/asm/pmu.h
 *
 *  Copyright (C) 2009 picoChip Designs Ltd, Jamie Iles
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#ifndef __ARM_PMU_H__
#define __ARM_PMU_H__

15
#include <linux/interrupt.h>
16
#include <linux/perf_event.h>
17

18 19
#include <asm/cputype.h>

20 21 22
/*
 * struct arm_pmu_platdata - ARM PMU platform data
 *
23 24 25 26
 * @handle_irq: an optional handler which will be called from the
 *	interrupt and passed the address of the low level handler,
 *	and can be used to implement any platform specific handling
 *	before or after calling it.
27 28 29 30 31 32
 */
struct arm_pmu_platdata {
	irqreturn_t (*handle_irq)(int irq, void *dev,
				  irq_handler_t pmu_handler);
};

33
#ifdef CONFIG_ARM_PMU
34

35 36 37 38 39 40 41 42 43
/*
 * The ARMv7 CPU PMU supports up to 32 event counters.
 */
#define ARMPMU_MAX_HWEVENTS		32

#define HW_OP_UNSUPPORTED		0xFFFF
#define C(_x)				PERF_COUNT_HW_CACHE_##_x
#define CACHE_OP_UNSUPPORTED		0xFFFF

44 45 46 47 48 49 50 51 52 53
#define PERF_MAP_ALL_UNSUPPORTED					\
	[0 ... PERF_COUNT_HW_MAX - 1] = HW_OP_UNSUPPORTED

#define PERF_CACHE_MAP_ALL_UNSUPPORTED					\
[0 ... C(MAX) - 1] = {							\
	[0 ... C(OP_MAX) - 1] = {					\
		[0 ... C(RESULT_MAX) - 1] = CACHE_OP_UNSUPPORTED,	\
	},								\
}

54 55 56 57 58
/* The events for a given PMU register set. */
struct pmu_hw_events {
	/*
	 * The events that are active on the PMU for the given index.
	 */
59
	struct perf_event	*events[ARMPMU_MAX_HWEVENTS];
60 61 62 63 64

	/*
	 * A 1 bit for an index indicates that the counter is being used for
	 * an event. A 0 means that the counter can be used.
	 */
65
	DECLARE_BITMAP(used_mask, ARMPMU_MAX_HWEVENTS);
66 67 68 69 70 71

	/*
	 * Hardware lock to serialize accesses to PMU registers. Needed for the
	 * read/modify/write sequences.
	 */
	raw_spinlock_t		pmu_lock;
72 73 74 75 76 77

	/*
	 * When using percpu IRQs, we need a percpu dev_id. Place it here as we
	 * already have to allocate this struct per cpu.
	 */
	struct arm_pmu		*percpu_pmu;
78 79 80 81 82
};

struct arm_pmu {
	struct pmu	pmu;
	cpumask_t	active_irqs;
83
	cpumask_t	supported_cpus;
84
	int		*irq_affinity;
85
	char		*name;
86
	irqreturn_t	(*handle_irq)(int irq_num, void *dev);
87 88
	void		(*enable)(struct perf_event *event);
	void		(*disable)(struct perf_event *event);
89
	int		(*get_event_idx)(struct pmu_hw_events *hw_events,
90
					 struct perf_event *event);
91 92
	void		(*clear_event_idx)(struct pmu_hw_events *hw_events,
					 struct perf_event *event);
93 94
	int		(*set_event_filter)(struct hw_perf_event *evt,
					    struct perf_event_attr *attr);
95 96 97 98
	u32		(*read_counter)(struct perf_event *event);
	void		(*write_counter)(struct perf_event *event, u32 val);
	void		(*start)(struct arm_pmu *);
	void		(*stop)(struct arm_pmu *);
99
	void		(*reset)(void *);
100 101
	int		(*request_irq)(struct arm_pmu *, irq_handler_t handler);
	void		(*free_irq)(struct arm_pmu *);
102 103 104 105 106
	int		(*map_event)(struct perf_event *event);
	int		num_events;
	atomic_t	active_events;
	struct mutex	reserve_mutex;
	u64		max_period;
107
	bool		secure_access; /* 32-bit ARM only */
108
	struct platform_device	*plat_device;
M
Mark Rutland 已提交
109
	struct pmu_hw_events	__percpu *hw_events;
110
	struct notifier_block	hotplug_nb;
111
	struct notifier_block	cpu_pm_nb;
112 113 114 115
};

#define to_arm_pmu(p) (container_of(p, struct arm_pmu, pmu))

116
u64 armpmu_event_update(struct perf_event *event);
117

118
int armpmu_event_set_period(struct perf_event *event);
119

120 121 122 123 124 125 126
int armpmu_map_event(struct perf_event *event,
		     const unsigned (*event_map)[PERF_COUNT_HW_MAX],
		     const unsigned (*cache_map)[PERF_COUNT_HW_CACHE_MAX]
						[PERF_COUNT_HW_CACHE_OP_MAX]
						[PERF_COUNT_HW_CACHE_RESULT_MAX],
		     u32 raw_event_mask);

127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147
struct pmu_probe_info {
	unsigned int cpuid;
	unsigned int mask;
	int (*init)(struct arm_pmu *);
};

#define PMU_PROBE(_cpuid, _mask, _fn)	\
{					\
	.cpuid = (_cpuid),		\
	.mask = (_mask),		\
	.init = (_fn),			\
}

#define ARM_PMU_PROBE(_cpuid, _fn) \
	PMU_PROBE(_cpuid, ARM_CPU_PART_MASK, _fn)

#define ARM_PMU_XSCALE_MASK	((0xff << 24) | ARM_CPU_XSCALE_ARCH_MASK)

#define XSCALE_PMU_PROBE(_version, _fn) \
	PMU_PROBE(ARM_CPU_IMP_INTEL << 24 | _version, ARM_PMU_XSCALE_MASK, _fn)

148 149 150 151
int arm_pmu_device_probe(struct platform_device *pdev,
			 const struct of_device_id *of_table,
			 const struct pmu_probe_info *probe_table);

152
#endif /* CONFIG_ARM_PMU */
153

154
#endif /* __ARM_PMU_H__ */