s3c6410.c 2.2 KB
Newer Older
1
/* linux/arch/arm/mach-s3c64xx/s3c6410.c
2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33
 *
 * Copyright 2008 Simtec Electronics
 * Copyright 2008 Simtec Electronics
 *	Ben Dooks <ben@simtec.co.uk>
 *	http://armlinux.simtec.co.uk/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/interrupt.h>
#include <linux/list.h>
#include <linux/timer.h>
#include <linux/init.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/sysdev.h>
#include <linux/serial_core.h>
#include <linux/platform_device.h>

#include <asm/mach/arch.h>
#include <asm/mach/map.h>
#include <asm/mach/irq.h>

#include <mach/hardware.h>
#include <asm/irq.h>

#include <plat/cpu-freq.h>
#include <plat/regs-serial.h>
34
#include <mach/regs-clock.h>
35 36 37 38

#include <plat/cpu.h>
#include <plat/devs.h>
#include <plat/clock.h>
39
#include <plat/sdhci.h>
40
#include <plat/iic-core.h>
41
#include <plat/adc.h>
42
#include <plat/onenand-core.h>
43 44
#include <mach/s3c6400.h>
#include <mach/s3c6410.h>
45 46 47

void __init s3c6410_map_io(void)
{
48 49
	/* initialise device information early */
	s3c6410_default_sdhci0();
50
	s3c6410_default_sdhci1();
51
	s3c6410_default_sdhci2();
52 53 54 55

	/* the i2c devices are directly compatible with s3c2440 */
	s3c_i2c0_setname("s3c2440-i2c");
	s3c_i2c1_setname("s3c2440-i2c");
56

57
	s3c_device_adc.name	= "s3c64xx-adc";
58
	s3c_device_nand.name = "s3c6400-nand";
59 60
	s3c_onenand_setname("s3c6410-onenand");
	s3c64xx_onenand1_setname("s3c6410-onenand");
61 62 63 64
}

void __init s3c6410_init_clocks(int xtal)
{
65
	printk(KERN_DEBUG "%s: initialising clocks\n", __func__);
66
	s3c64xx_register_clocks(xtal, S3C6410_CLKDIV0_ARM_MASK);
67
	s3c6400_setup_clocks();
68 69
}

70 71 72 73 74 75
void __init s3c6410_init_irq(void)
{
	/* VIC0 is missing IRQ7, VIC1 is fully populated. */
	s3c64xx_init_irq(~0 & ~(1 << 7), ~0);
}

76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96
struct sysdev_class s3c6410_sysclass = {
	.name	= "s3c6410-core",
};

static struct sys_device s3c6410_sysdev = {
	.cls	= &s3c6410_sysclass,
};

static int __init s3c6410_core_init(void)
{
	return sysdev_class_register(&s3c6410_sysclass);
}

core_initcall(s3c6410_core_init);

int __init s3c6410_init(void)
{
	printk("S3C6410: Initialising architecture\n");

	return sysdev_register(&s3c6410_sysdev);
}