mv88e6131.c 5.1 KB
Newer Older
1
/*
2 3
 * net/dsa/mv88e6131.c - Marvell 88e6095/6095f/6131 switch chip support
 * Copyright (c) 2008-2009 Marvell Semiconductor
4 5 6 7 8 9 10
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

11 12
#include <linux/delay.h>
#include <linux/jiffies.h>
13
#include <linux/list.h>
14
#include <linux/module.h>
15 16
#include <linux/netdevice.h>
#include <linux/phy.h>
17
#include <net/dsa.h>
18 19
#include "mv88e6xxx.h"

20 21 22
static const struct mv88e6xxx_info mv88e6131_table[] = {
	{
		.prod_num = PORT_SWITCH_ID_PROD_NUM_6095,
23
		.family = MV88E6XXX_FAMILY_6095,
24
		.name = "Marvell 88E6095/88E6095F",
25
		.num_databases = 256,
26
		.num_ports = 11,
27
		.flags = MV88E6XXX_FLAGS_FAMILY_6095,
28 29
	}, {
		.prod_num = PORT_SWITCH_ID_PROD_NUM_6085,
30
		.family = MV88E6XXX_FAMILY_6097,
31
		.name = "Marvell 88E6085",
32
		.num_databases = 4096,
33
		.num_ports = 10,
34
		.flags = MV88E6XXX_FLAGS_FAMILY_6097,
35 36
	}, {
		.prod_num = PORT_SWITCH_ID_PROD_NUM_6131,
37
		.family = MV88E6XXX_FAMILY_6185,
38
		.name = "Marvell 88E6131",
39
		.num_databases = 256,
40
		.num_ports = 8,
41
		.flags = MV88E6XXX_FLAGS_FAMILY_6185,
42 43
	}, {
		.prod_num = PORT_SWITCH_ID_PROD_NUM_6185,
44
		.family = MV88E6XXX_FAMILY_6185,
45
		.name = "Marvell 88E6185",
46
		.num_databases = 256,
47
		.num_ports = 10,
48
		.flags = MV88E6XXX_FLAGS_FAMILY_6185,
49
	}
50 51
};

V
Vivien Didelot 已提交
52 53 54
static const char *mv88e6131_drv_probe(struct device *dsa_dev,
				       struct device *host_dev, int sw_addr,
				       void **priv)
55
{
56 57 58
	return mv88e6xxx_drv_probe(dsa_dev, host_dev, sw_addr, priv,
				   mv88e6131_table,
				   ARRAY_SIZE(mv88e6131_table));
59 60 61 62
}

static int mv88e6131_setup_global(struct dsa_switch *ds)
{
63
	struct mv88e6xxx_priv_state *ps = ds_to_priv(ds);
64
	u32 upstream_port = dsa_upstream_port(ds);
65
	int ret;
66
	u32 reg;
67 68 69 70

	ret = mv88e6xxx_setup_global(ds);
	if (ret)
		return ret;
71

72
	/* Enable the PHY polling unit, don't discard packets with
73 74 75 76
	 * excessive collisions, use a weighted fair queueing scheme
	 * to arbitrate between packet queues, set the maximum frame
	 * size to 1632, and mask all interrupt sources.
	 */
77
	ret = mv88e6xxx_reg_write(ps, REG_GLOBAL, GLOBAL_CONTROL,
78 79 80 81
				  GLOBAL_CONTROL_PPU_ENABLE |
				  GLOBAL_CONTROL_MAX_FRAME_1632);
	if (ret)
		return ret;
82

83
	/* Set the VLAN ethertype to 0x8100. */
84
	ret = mv88e6xxx_reg_write(ps, REG_GLOBAL, GLOBAL_CORE_TAG_TYPE, 0x8100);
85 86
	if (ret)
		return ret;
87

88
	/* Disable ARP mirroring, and configure the upstream port as
89 90
	 * the port to which ingress and egress monitor frames are to
	 * be sent.
91
	 */
92 93 94
	reg = upstream_port << GLOBAL_MONITOR_CONTROL_INGRESS_SHIFT |
		upstream_port << GLOBAL_MONITOR_CONTROL_EGRESS_SHIFT |
		GLOBAL_MONITOR_CONTROL_ARP_DISABLED;
95
	ret = mv88e6xxx_reg_write(ps, REG_GLOBAL, GLOBAL_MONITOR_CONTROL, reg);
96 97
	if (ret)
		return ret;
98

99
	/* Disable cascade port functionality unless this device
100
	 * is used in a cascade configuration, and set the switch's
101
	 * DSA device number.
102
	 */
103
	if (ds->dst->pd->nr_chips > 1)
104
		ret = mv88e6xxx_reg_write(ps, REG_GLOBAL, GLOBAL_CONTROL_2,
105 106
					  GLOBAL_CONTROL_2_MULTIPLE_CASCADE |
					  (ds->index & 0x1f));
107
	else
108
		ret = mv88e6xxx_reg_write(ps, REG_GLOBAL, GLOBAL_CONTROL_2,
109 110 111 112
					  GLOBAL_CONTROL_2_NO_CASCADE |
					  (ds->index & 0x1f));
	if (ret)
		return ret;
113

114
	/* Force the priority of IGMP/MLD snoop frames and ARP frames
115 116
	 * to the highest setting.
	 */
117
	return mv88e6xxx_reg_write(ps, REG_GLOBAL2, GLOBAL2_PRIO_OVERRIDE,
118 119 120 121
				   GLOBAL2_PRIO_OVERRIDE_FORCE_SNOOP |
				   7 << GLOBAL2_PRIO_OVERRIDE_SNOOP_SHIFT |
				   GLOBAL2_PRIO_OVERRIDE_FORCE_ARP |
				   7 << GLOBAL2_PRIO_OVERRIDE_ARP_SHIFT);
122 123 124 125
}

static int mv88e6131_setup(struct dsa_switch *ds)
{
126
	struct mv88e6xxx_priv_state *ps = ds_to_priv(ds);
127 128
	int ret;

129 130 131
	ps->ds = ds;

	ret = mv88e6xxx_setup_common(ps);
132 133
	if (ret < 0)
		return ret;
134

135
	ret = mv88e6xxx_switch_reset(ps, false);
136 137 138 139 140 141 142
	if (ret < 0)
		return ret;

	ret = mv88e6131_setup_global(ds);
	if (ret < 0)
		return ret;

143
	return mv88e6xxx_setup_ports(ds);
144 145
}

146
struct dsa_switch_driver mv88e6131_switch_driver = {
147
	.tag_protocol		= DSA_TAG_PROTO_DSA,
148
	.probe			= mv88e6131_drv_probe,
149 150
	.setup			= mv88e6131_setup,
	.set_addr		= mv88e6xxx_set_addr_direct,
151 152
	.phy_read		= mv88e6xxx_phy_read,
	.phy_write		= mv88e6xxx_phy_write,
153 154 155
	.get_strings		= mv88e6xxx_get_strings,
	.get_ethtool_stats	= mv88e6xxx_get_ethtool_stats,
	.get_sset_count		= mv88e6xxx_get_sset_count,
156 157
	.get_eeprom		= mv88e6xxx_get_eeprom,
	.set_eeprom		= mv88e6xxx_set_eeprom,
158
	.adjust_link		= mv88e6xxx_adjust_link,
159 160 161 162 163 164 165 166 167 168 169
	.port_bridge_join	= mv88e6xxx_port_bridge_join,
	.port_bridge_leave	= mv88e6xxx_port_bridge_leave,
	.port_vlan_filtering	= mv88e6xxx_port_vlan_filtering,
	.port_vlan_prepare	= mv88e6xxx_port_vlan_prepare,
	.port_vlan_add		= mv88e6xxx_port_vlan_add,
	.port_vlan_del		= mv88e6xxx_port_vlan_del,
	.port_vlan_dump		= mv88e6xxx_port_vlan_dump,
	.port_fdb_prepare       = mv88e6xxx_port_fdb_prepare,
	.port_fdb_add           = mv88e6xxx_port_fdb_add,
	.port_fdb_del           = mv88e6xxx_port_fdb_del,
	.port_fdb_dump          = mv88e6xxx_port_fdb_dump,
170
};
171 172 173 174 175

MODULE_ALIAS("platform:mv88e6085");
MODULE_ALIAS("platform:mv88e6095");
MODULE_ALIAS("platform:mv88e6095f");
MODULE_ALIAS("platform:mv88e6131");