mxs-mmc.c 18.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
/*
 * Portions copyright (C) 2003 Russell King, PXA MMCI Driver
 * Portions copyright (C) 2004-2005 Pierre Ossman, W83L51xD SD/MMC driver
 *
 * Copyright 2008 Embedded Alley Solutions, Inc.
 * Copyright 2009-2011 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License along
 * with this program; if not, write to the Free Software Foundation, Inc.,
 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/ioport.h>
26 27 28
#include <linux/of.h>
#include <linux/of_device.h>
#include <linux/of_gpio.h>
29 30 31 32 33 34 35 36 37 38 39 40
#include <linux/platform_device.h>
#include <linux/delay.h>
#include <linux/interrupt.h>
#include <linux/dma-mapping.h>
#include <linux/dmaengine.h>
#include <linux/highmem.h>
#include <linux/clk.h>
#include <linux/err.h>
#include <linux/completion.h>
#include <linux/mmc/host.h>
#include <linux/mmc/mmc.h>
#include <linux/mmc/sdio.h>
41
#include <linux/mmc/slot-gpio.h>
42 43
#include <linux/gpio.h>
#include <linux/regulator/consumer.h>
44
#include <linux/module.h>
45
#include <linux/stmp_device.h>
46
#include <linux/spi/mxs-spi.h>
47 48 49 50 51 52 53 54 55 56 57 58

#define DRIVER_NAME	"mxs-mmc"

#define MXS_MMC_IRQ_BITS	(BM_SSP_CTRL1_SDIO_IRQ		| \
				 BM_SSP_CTRL1_RESP_ERR_IRQ	| \
				 BM_SSP_CTRL1_RESP_TIMEOUT_IRQ	| \
				 BM_SSP_CTRL1_DATA_TIMEOUT_IRQ	| \
				 BM_SSP_CTRL1_DATA_CRC_IRQ	| \
				 BM_SSP_CTRL1_FIFO_UNDERRUN_IRQ	| \
				 BM_SSP_CTRL1_RECV_TIMEOUT_IRQ  | \
				 BM_SSP_CTRL1_FIFO_OVERRUN_IRQ)

59 60
/* card detect polling timeout */
#define MXS_MMC_DETECT_TIMEOUT			(HZ/2)
61

62
struct mxs_mmc_host {
63 64
	struct mxs_ssp			ssp;

65 66 67 68 69 70 71 72
	struct mmc_host			*mmc;
	struct mmc_request		*mrq;
	struct mmc_command		*cmd;
	struct mmc_data			*data;

	unsigned char			bus_width;
	spinlock_t			lock;
	int				sdio_irq_en;
73
	bool				broken_cd;
74 75 76 77 78
};

static int mxs_mmc_get_cd(struct mmc_host *mmc)
{
	struct mxs_mmc_host *host = mmc_priv(mmc);
79
	struct mxs_ssp *ssp = &host->ssp;
80 81
	int present, ret;

82 83 84
	if (host->broken_cd)
		return -ENOSYS;

85 86 87
	ret = mmc_gpio_get_cd(mmc);
	if (ret >= 0)
		return ret;
88

89 90
	present = mmc->caps & MMC_CAP_NEEDS_POLL ||
		!(readl(ssp->base + HW_SSP_STATUS(ssp)) &
91 92 93 94 95 96
			BM_SSP_STATUS_CARD_DETECT);

	if (mmc->caps2 & MMC_CAP2_CD_ACTIVE_HIGH)
		present = !present;

	return present;
97 98
}

99
static int mxs_mmc_reset(struct mxs_mmc_host *host)
100
{
101
	struct mxs_ssp *ssp = &host->ssp;
102
	u32 ctrl0, ctrl1;
103
	int ret;
104

105 106 107
	ret = stmp_reset_block(ssp->base);
	if (ret)
		return ret;
108 109 110 111 112 113 114 115 116 117 118 119 120 121 122

	ctrl0 = BM_SSP_CTRL0_IGNORE_CRC;
	ctrl1 = BF_SSP(0x3, CTRL1_SSP_MODE) |
		BF_SSP(0x7, CTRL1_WORD_LENGTH) |
		BM_SSP_CTRL1_DMA_ENABLE |
		BM_SSP_CTRL1_POLARITY |
		BM_SSP_CTRL1_RECV_TIMEOUT_IRQ_EN |
		BM_SSP_CTRL1_DATA_CRC_IRQ_EN |
		BM_SSP_CTRL1_DATA_TIMEOUT_IRQ_EN |
		BM_SSP_CTRL1_RESP_TIMEOUT_IRQ_EN |
		BM_SSP_CTRL1_RESP_ERR_IRQ_EN;

	writel(BF_SSP(0xffff, TIMING_TIMEOUT) |
	       BF_SSP(2, TIMING_CLOCK_DIVIDE) |
	       BF_SSP(0, TIMING_CLOCK_RATE),
123
	       ssp->base + HW_SSP_TIMING(ssp));
124 125 126 127 128 129

	if (host->sdio_irq_en) {
		ctrl0 |= BM_SSP_CTRL0_SDIO_IRQ_CHECK;
		ctrl1 |= BM_SSP_CTRL1_SDIO_IRQ_EN;
	}

130 131
	writel(ctrl0, ssp->base + HW_SSP_CTRL0);
	writel(ctrl1, ssp->base + HW_SSP_CTRL1(ssp));
132
	return 0;
133 134 135 136 137 138 139 140 141 142
}

static void mxs_mmc_start_cmd(struct mxs_mmc_host *host,
			      struct mmc_command *cmd);

static void mxs_mmc_request_done(struct mxs_mmc_host *host)
{
	struct mmc_command *cmd = host->cmd;
	struct mmc_data *data = host->data;
	struct mmc_request *mrq = host->mrq;
143
	struct mxs_ssp *ssp = &host->ssp;
144 145 146

	if (mmc_resp_type(cmd) & MMC_RSP_PRESENT) {
		if (mmc_resp_type(cmd) & MMC_RSP_136) {
147 148 149 150
			cmd->resp[3] = readl(ssp->base + HW_SSP_SDRESP0(ssp));
			cmd->resp[2] = readl(ssp->base + HW_SSP_SDRESP1(ssp));
			cmd->resp[1] = readl(ssp->base + HW_SSP_SDRESP2(ssp));
			cmd->resp[0] = readl(ssp->base + HW_SSP_SDRESP3(ssp));
151
		} else {
152
			cmd->resp[0] = readl(ssp->base + HW_SSP_SDRESP0(ssp));
153 154 155 156 157
		}
	}

	if (data) {
		dma_unmap_sg(mmc_dev(host->mmc), data->sg,
158
			     data->sg_len, ssp->dma_dir);
159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190
		/*
		 * If there was an error on any block, we mark all
		 * data blocks as being in error.
		 */
		if (!data->error)
			data->bytes_xfered = data->blocks * data->blksz;
		else
			data->bytes_xfered = 0;

		host->data = NULL;
		if (mrq->stop) {
			mxs_mmc_start_cmd(host, mrq->stop);
			return;
		}
	}

	host->mrq = NULL;
	mmc_request_done(host->mmc, mrq);
}

static void mxs_mmc_dma_irq_callback(void *param)
{
	struct mxs_mmc_host *host = param;

	mxs_mmc_request_done(host);
}

static irqreturn_t mxs_mmc_irq_handler(int irq, void *dev_id)
{
	struct mxs_mmc_host *host = dev_id;
	struct mmc_command *cmd = host->cmd;
	struct mmc_data *data = host->data;
191
	struct mxs_ssp *ssp = &host->ssp;
192 193 194 195
	u32 stat;

	spin_lock(&host->lock);

196
	stat = readl(ssp->base + HW_SSP_CTRL1(ssp));
197
	writel(stat & MXS_MMC_IRQ_BITS,
198
	       ssp->base + HW_SSP_CTRL1(ssp) + STMP_OFFSET_REG_CLR);
199

200 201
	spin_unlock(&host->lock);

202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224
	if ((stat & BM_SSP_CTRL1_SDIO_IRQ) && (stat & BM_SSP_CTRL1_SDIO_IRQ_EN))
		mmc_signal_sdio_irq(host->mmc);

	if (stat & BM_SSP_CTRL1_RESP_TIMEOUT_IRQ)
		cmd->error = -ETIMEDOUT;
	else if (stat & BM_SSP_CTRL1_RESP_ERR_IRQ)
		cmd->error = -EIO;

	if (data) {
		if (stat & (BM_SSP_CTRL1_DATA_TIMEOUT_IRQ |
			    BM_SSP_CTRL1_RECV_TIMEOUT_IRQ))
			data->error = -ETIMEDOUT;
		else if (stat & BM_SSP_CTRL1_DATA_CRC_IRQ)
			data->error = -EILSEQ;
		else if (stat & (BM_SSP_CTRL1_FIFO_UNDERRUN_IRQ |
				 BM_SSP_CTRL1_FIFO_OVERRUN_IRQ))
			data->error = -EIO;
	}

	return IRQ_HANDLED;
}

static struct dma_async_tx_descriptor *mxs_mmc_prep_dma(
225
	struct mxs_mmc_host *host, unsigned long flags)
226
{
227
	struct mxs_ssp *ssp = &host->ssp;
228 229 230 231 232 233 234 235
	struct dma_async_tx_descriptor *desc;
	struct mmc_data *data = host->data;
	struct scatterlist * sgl;
	unsigned int sg_len;

	if (data) {
		/* data */
		dma_map_sg(mmc_dev(host->mmc), data->sg,
236
			   data->sg_len, ssp->dma_dir);
237 238 239 240
		sgl = data->sg;
		sg_len = data->sg_len;
	} else {
		/* pio */
241
		sgl = (struct scatterlist *) ssp->ssp_pio_words;
242 243 244
		sg_len = SSP_PIO_NUM;
	}

245 246
	desc = dmaengine_prep_slave_sg(ssp->dmach,
				sgl, sg_len, ssp->slave_dirn, flags);
247 248 249 250 251 252
	if (desc) {
		desc->callback = mxs_mmc_dma_irq_callback;
		desc->callback_param = host;
	} else {
		if (data)
			dma_unmap_sg(mmc_dev(host->mmc), data->sg,
253
				     data->sg_len, ssp->dma_dir);
254 255 256 257 258 259 260
	}

	return desc;
}

static void mxs_mmc_bc(struct mxs_mmc_host *host)
{
261
	struct mxs_ssp *ssp = &host->ssp;
262 263 264 265 266 267 268 269 270 271 272 273 274
	struct mmc_command *cmd = host->cmd;
	struct dma_async_tx_descriptor *desc;
	u32 ctrl0, cmd0, cmd1;

	ctrl0 = BM_SSP_CTRL0_ENABLE | BM_SSP_CTRL0_IGNORE_CRC;
	cmd0 = BF_SSP(cmd->opcode, CMD0_CMD) | BM_SSP_CMD0_APPEND_8CYC;
	cmd1 = cmd->arg;

	if (host->sdio_irq_en) {
		ctrl0 |= BM_SSP_CTRL0_SDIO_IRQ_CHECK;
		cmd0 |= BM_SSP_CMD0_CONT_CLKING_EN | BM_SSP_CMD0_SLOW_CLKING_EN;
	}

275 276 277 278 279
	ssp->ssp_pio_words[0] = ctrl0;
	ssp->ssp_pio_words[1] = cmd0;
	ssp->ssp_pio_words[2] = cmd1;
	ssp->dma_dir = DMA_NONE;
	ssp->slave_dirn = DMA_TRANS_NONE;
280
	desc = mxs_mmc_prep_dma(host, DMA_CTRL_ACK);
281 282 283 284
	if (!desc)
		goto out;

	dmaengine_submit(desc);
285
	dma_async_issue_pending(ssp->dmach);
286 287 288 289 290 291 292 293 294
	return;

out:
	dev_warn(mmc_dev(host->mmc),
		 "%s: failed to prep dma\n", __func__);
}

static void mxs_mmc_ac(struct mxs_mmc_host *host)
{
295
	struct mxs_ssp *ssp = &host->ssp;
296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316
	struct mmc_command *cmd = host->cmd;
	struct dma_async_tx_descriptor *desc;
	u32 ignore_crc, get_resp, long_resp;
	u32 ctrl0, cmd0, cmd1;

	ignore_crc = (mmc_resp_type(cmd) & MMC_RSP_CRC) ?
			0 : BM_SSP_CTRL0_IGNORE_CRC;
	get_resp = (mmc_resp_type(cmd) & MMC_RSP_PRESENT) ?
			BM_SSP_CTRL0_GET_RESP : 0;
	long_resp = (mmc_resp_type(cmd) & MMC_RSP_136) ?
			BM_SSP_CTRL0_LONG_RESP : 0;

	ctrl0 = BM_SSP_CTRL0_ENABLE | ignore_crc | get_resp | long_resp;
	cmd0 = BF_SSP(cmd->opcode, CMD0_CMD);
	cmd1 = cmd->arg;

	if (host->sdio_irq_en) {
		ctrl0 |= BM_SSP_CTRL0_SDIO_IRQ_CHECK;
		cmd0 |= BM_SSP_CMD0_CONT_CLKING_EN | BM_SSP_CMD0_SLOW_CLKING_EN;
	}

317 318 319 320 321
	ssp->ssp_pio_words[0] = ctrl0;
	ssp->ssp_pio_words[1] = cmd0;
	ssp->ssp_pio_words[2] = cmd1;
	ssp->dma_dir = DMA_NONE;
	ssp->slave_dirn = DMA_TRANS_NONE;
322
	desc = mxs_mmc_prep_dma(host, DMA_CTRL_ACK);
323 324 325 326
	if (!desc)
		goto out;

	dmaengine_submit(desc);
327
	dma_async_issue_pending(ssp->dmach);
328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357
	return;

out:
	dev_warn(mmc_dev(host->mmc),
		 "%s: failed to prep dma\n", __func__);
}

static unsigned short mxs_ns_to_ssp_ticks(unsigned clock_rate, unsigned ns)
{
	const unsigned int ssp_timeout_mul = 4096;
	/*
	 * Calculate ticks in ms since ns are large numbers
	 * and might overflow
	 */
	const unsigned int clock_per_ms = clock_rate / 1000;
	const unsigned int ms = ns / 1000;
	const unsigned int ticks = ms * clock_per_ms;
	const unsigned int ssp_ticks = ticks / ssp_timeout_mul;

	WARN_ON(ssp_ticks == 0);
	return ssp_ticks;
}

static void mxs_mmc_adtc(struct mxs_mmc_host *host)
{
	struct mmc_command *cmd = host->cmd;
	struct mmc_data *data = cmd->data;
	struct dma_async_tx_descriptor *desc;
	struct scatterlist *sgl = data->sg, *sg;
	unsigned int sg_len = data->sg_len;
358
	unsigned int i;
359 360

	unsigned short dma_data_dir, timeout;
361
	enum dma_transfer_direction slave_dirn;
362 363 364
	unsigned int data_size = 0, log2_blksz;
	unsigned int blocks = data->blocks;

365 366
	struct mxs_ssp *ssp = &host->ssp;

367 368 369 370 371 372 373 374 375 376 377 378
	u32 ignore_crc, get_resp, long_resp, read;
	u32 ctrl0, cmd0, cmd1, val;

	ignore_crc = (mmc_resp_type(cmd) & MMC_RSP_CRC) ?
			0 : BM_SSP_CTRL0_IGNORE_CRC;
	get_resp = (mmc_resp_type(cmd) & MMC_RSP_PRESENT) ?
			BM_SSP_CTRL0_GET_RESP : 0;
	long_resp = (mmc_resp_type(cmd) & MMC_RSP_136) ?
			BM_SSP_CTRL0_LONG_RESP : 0;

	if (data->flags & MMC_DATA_WRITE) {
		dma_data_dir = DMA_TO_DEVICE;
379
		slave_dirn = DMA_MEM_TO_DEV;
380 381 382
		read = 0;
	} else {
		dma_data_dir = DMA_FROM_DEVICE;
383
		slave_dirn = DMA_DEV_TO_MEM;
384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408
		read = BM_SSP_CTRL0_READ;
	}

	ctrl0 = BF_SSP(host->bus_width, CTRL0_BUS_WIDTH) |
		ignore_crc | get_resp | long_resp |
		BM_SSP_CTRL0_DATA_XFER | read |
		BM_SSP_CTRL0_WAIT_FOR_IRQ |
		BM_SSP_CTRL0_ENABLE;

	cmd0 = BF_SSP(cmd->opcode, CMD0_CMD);

	/* get logarithm to base 2 of block size for setting register */
	log2_blksz = ilog2(data->blksz);

	/*
	 * take special care of the case that data size from data->sg
	 * is not equal to blocks x blksz
	 */
	for_each_sg(sgl, sg, sg_len, i)
		data_size += sg->length;

	if (data_size != data->blocks * data->blksz)
		blocks = 1;

	/* xfer count, block size and count need to be set differently */
409
	if (ssp_is_old(ssp)) {
410 411 412 413
		ctrl0 |= BF_SSP(data_size, CTRL0_XFER_COUNT);
		cmd0 |= BF_SSP(log2_blksz, CMD0_BLOCK_SIZE) |
			BF_SSP(blocks - 1, CMD0_BLOCK_COUNT);
	} else {
414
		writel(data_size, ssp->base + HW_SSP_XFER_SIZE);
415 416
		writel(BF_SSP(log2_blksz, BLOCK_SIZE_BLOCK_SIZE) |
		       BF_SSP(blocks - 1, BLOCK_SIZE_BLOCK_COUNT),
417
		       ssp->base + HW_SSP_BLOCK_SIZE);
418 419 420 421 422 423 424 425 426 427 428 429 430 431
	}

	if ((cmd->opcode == MMC_STOP_TRANSMISSION) ||
	    (cmd->opcode == SD_IO_RW_EXTENDED))
		cmd0 |= BM_SSP_CMD0_APPEND_8CYC;

	cmd1 = cmd->arg;

	if (host->sdio_irq_en) {
		ctrl0 |= BM_SSP_CTRL0_SDIO_IRQ_CHECK;
		cmd0 |= BM_SSP_CMD0_CONT_CLKING_EN | BM_SSP_CMD0_SLOW_CLKING_EN;
	}

	/* set the timeout count */
432 433
	timeout = mxs_ns_to_ssp_ticks(ssp->clk_rate, data->timeout_ns);
	val = readl(ssp->base + HW_SSP_TIMING(ssp));
434 435
	val &= ~(BM_SSP_TIMING_TIMEOUT);
	val |= BF_SSP(timeout, TIMING_TIMEOUT);
436
	writel(val, ssp->base + HW_SSP_TIMING(ssp));
437 438

	/* pio */
439 440 441 442 443
	ssp->ssp_pio_words[0] = ctrl0;
	ssp->ssp_pio_words[1] = cmd0;
	ssp->ssp_pio_words[2] = cmd1;
	ssp->dma_dir = DMA_NONE;
	ssp->slave_dirn = DMA_TRANS_NONE;
444 445 446 447 448 449 450
	desc = mxs_mmc_prep_dma(host, 0);
	if (!desc)
		goto out;

	/* append data sg */
	WARN_ON(host->data != NULL);
	host->data = data;
451 452
	ssp->dma_dir = dma_data_dir;
	ssp->slave_dirn = slave_dirn;
453
	desc = mxs_mmc_prep_dma(host, DMA_PREP_INTERRUPT | DMA_CTRL_ACK);
454 455 456 457
	if (!desc)
		goto out;

	dmaengine_submit(desc);
458
	dma_async_issue_pending(ssp->dmach);
459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510
	return;
out:
	dev_warn(mmc_dev(host->mmc),
		 "%s: failed to prep dma\n", __func__);
}

static void mxs_mmc_start_cmd(struct mxs_mmc_host *host,
			      struct mmc_command *cmd)
{
	host->cmd = cmd;

	switch (mmc_cmd_type(cmd)) {
	case MMC_CMD_BC:
		mxs_mmc_bc(host);
		break;
	case MMC_CMD_BCR:
		mxs_mmc_ac(host);
		break;
	case MMC_CMD_AC:
		mxs_mmc_ac(host);
		break;
	case MMC_CMD_ADTC:
		mxs_mmc_adtc(host);
		break;
	default:
		dev_warn(mmc_dev(host->mmc),
			 "%s: unknown MMC command\n", __func__);
		break;
	}
}

static void mxs_mmc_request(struct mmc_host *mmc, struct mmc_request *mrq)
{
	struct mxs_mmc_host *host = mmc_priv(mmc);

	WARN_ON(host->mrq != NULL);
	host->mrq = mrq;
	mxs_mmc_start_cmd(host, mrq->cmd);
}

static void mxs_mmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
{
	struct mxs_mmc_host *host = mmc_priv(mmc);

	if (ios->bus_width == MMC_BUS_WIDTH_8)
		host->bus_width = 2;
	else if (ios->bus_width == MMC_BUS_WIDTH_4)
		host->bus_width = 1;
	else
		host->bus_width = 0;

	if (ios->clock)
511
		mxs_ssp_set_clk_rate(&host->ssp, ios->clock);
512 513 514 515 516
}

static void mxs_mmc_enable_sdio_irq(struct mmc_host *mmc, int enable)
{
	struct mxs_mmc_host *host = mmc_priv(mmc);
517
	struct mxs_ssp *ssp = &host->ssp;
518 519 520 521 522 523 524 525
	unsigned long flags;

	spin_lock_irqsave(&host->lock, flags);

	host->sdio_irq_en = enable;

	if (enable) {
		writel(BM_SSP_CTRL0_SDIO_IRQ_CHECK,
526
		       ssp->base + HW_SSP_CTRL0 + STMP_OFFSET_REG_SET);
527
		writel(BM_SSP_CTRL1_SDIO_IRQ_EN,
528
		       ssp->base + HW_SSP_CTRL1(ssp) + STMP_OFFSET_REG_SET);
529 530
	} else {
		writel(BM_SSP_CTRL0_SDIO_IRQ_CHECK,
531
		       ssp->base + HW_SSP_CTRL0 + STMP_OFFSET_REG_CLR);
532
		writel(BM_SSP_CTRL1_SDIO_IRQ_EN,
533
		       ssp->base + HW_SSP_CTRL1(ssp) + STMP_OFFSET_REG_CLR);
534 535 536
	}

	spin_unlock_irqrestore(&host->lock, flags);
537

M
Mark Brown 已提交
538
	if (enable && readl(ssp->base + HW_SSP_STATUS(ssp)) &
539 540 541
			BM_SSP_STATUS_SDIO_IRQ)
		mmc_signal_sdio_irq(host->mmc);

542 543 544 545
}

static const struct mmc_host_ops mxs_mmc_ops = {
	.request = mxs_mmc_request,
546
	.get_ro = mmc_gpio_get_ro,
547 548 549 550 551
	.get_cd = mxs_mmc_get_cd,
	.set_ios = mxs_mmc_set_ios,
	.enable_sdio_irq = mxs_mmc_enable_sdio_irq,
};

552
static struct platform_device_id mxs_ssp_ids[] = {
553 554
	{
		.name = "imx23-mmc",
555
		.driver_data = IMX23_SSP,
556 557
	}, {
		.name = "imx28-mmc",
558
		.driver_data = IMX28_SSP,
559 560 561 562
	}, {
		/* sentinel */
	}
};
563
MODULE_DEVICE_TABLE(platform, mxs_ssp_ids);
564

565
static const struct of_device_id mxs_mmc_dt_ids[] = {
566 567
	{ .compatible = "fsl,imx23-mmc", .data = (void *) IMX23_SSP, },
	{ .compatible = "fsl,imx28-mmc", .data = (void *) IMX28_SSP, },
568 569 570 571
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, mxs_mmc_dt_ids);

572 573
static int mxs_mmc_probe(struct platform_device *pdev)
{
574 575
	const struct of_device_id *of_id =
			of_match_device(mxs_mmc_dt_ids, &pdev->dev);
576
	struct device_node *np = pdev->dev.of_node;
577 578
	struct mxs_mmc_host *host;
	struct mmc_host *mmc;
579
	struct resource *iores;
580
	int ret = 0, irq_err;
581
	struct regulator *reg_vmmc;
582
	struct mxs_ssp *ssp;
583 584 585

	iores = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	irq_err = platform_get_irq(pdev, 0);
586
	if (!iores || irq_err < 0)
587 588 589
		return -EINVAL;

	mmc = mmc_alloc_host(sizeof(struct mxs_mmc_host), &pdev->dev);
590 591
	if (!mmc)
		return -ENOMEM;
592 593

	host = mmc_priv(mmc);
594 595
	ssp = &host->ssp;
	ssp->dev = &pdev->dev;
596 597 598
	ssp->base = devm_ioremap_resource(&pdev->dev, iores);
	if (IS_ERR(ssp->base)) {
		ret = PTR_ERR(ssp->base);
599 600 601
		goto out_mmc_free;
	}

602
	ssp->devid = (enum mxs_ssp_id) of_id->data;
603

604 605 606
	host->mmc = mmc;
	host->sdio_irq_en = 0;

607 608 609 610 611 612 613 614 615 616
	reg_vmmc = devm_regulator_get(&pdev->dev, "vmmc");
	if (!IS_ERR(reg_vmmc)) {
		ret = regulator_enable(reg_vmmc);
		if (ret) {
			dev_err(&pdev->dev,
				"Failed to enable vmmc regulator: %d\n", ret);
			goto out_mmc_free;
		}
	}

F
Fabio Estevam 已提交
617
	ssp->clk = devm_clk_get(&pdev->dev, NULL);
618 619
	if (IS_ERR(ssp->clk)) {
		ret = PTR_ERR(ssp->clk);
620
		goto out_mmc_free;
621
	}
622
	clk_prepare_enable(ssp->clk);
623

624 625 626 627 628
	ret = mxs_mmc_reset(host);
	if (ret) {
		dev_err(&pdev->dev, "Failed to reset mmc: %d\n", ret);
		goto out_clk_disable;
	}
629

630
	ssp->dmach = dma_request_slave_channel(&pdev->dev, "rx-tx");
631
	if (!ssp->dmach) {
632 633
		dev_err(mmc_dev(host->mmc),
			"%s: failed to request dma\n", __func__);
634
		ret = -ENODEV;
F
Fabio Estevam 已提交
635
		goto out_clk_disable;
636 637 638 639 640 641 642
	}

	/* set mmc core parameters */
	mmc->ops = &mxs_mmc_ops;
	mmc->caps = MMC_CAP_SD_HIGHSPEED | MMC_CAP_MMC_HIGHSPEED |
		    MMC_CAP_SDIO_IRQ | MMC_CAP_NEEDS_POLL;

643 644
	host->broken_cd = of_property_read_bool(np, "broken-cd");

645 646
	mmc->f_min = 400000;
	mmc->f_max = 288000000;
647 648 649 650 651

	ret = mmc_of_parse(mmc);
	if (ret)
		goto out_clk_disable;

652 653 654 655
	mmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34;

	mmc->max_segs = 52;
	mmc->max_blk_size = 1 << 0xf;
656 657
	mmc->max_blk_count = (ssp_is_old(ssp)) ? 0xff : 0xffffff;
	mmc->max_req_size = (ssp_is_old(ssp)) ? 0xffff : 0xffffffff;
658
	mmc->max_seg_size = dma_get_max_seg_size(ssp->dmach->device->dev);
659 660 661

	platform_set_drvdata(pdev, mmc);

662
	ret = devm_request_irq(&pdev->dev, irq_err, mxs_mmc_irq_handler, 0,
663
			       dev_name(&pdev->dev), host);
664 665 666 667 668 669 670
	if (ret)
		goto out_free_dma;

	spin_lock_init(&host->lock);

	ret = mmc_add_host(mmc);
	if (ret)
671
		goto out_free_dma;
672 673 674 675 676 677

	dev_info(mmc_dev(host->mmc), "initialized\n");

	return 0;

out_free_dma:
678 679
	if (ssp->dmach)
		dma_release_channel(ssp->dmach);
F
Fabio Estevam 已提交
680
out_clk_disable:
681
	clk_disable_unprepare(ssp->clk);
682 683 684 685 686 687 688 689 690
out_mmc_free:
	mmc_free_host(mmc);
	return ret;
}

static int mxs_mmc_remove(struct platform_device *pdev)
{
	struct mmc_host *mmc = platform_get_drvdata(pdev);
	struct mxs_mmc_host *host = mmc_priv(mmc);
691
	struct mxs_ssp *ssp = &host->ssp;
692 693 694

	mmc_remove_host(mmc);

695 696
	if (ssp->dmach)
		dma_release_channel(ssp->dmach);
697

698
	clk_disable_unprepare(ssp->clk);
699 700 701 702 703 704

	mmc_free_host(mmc);

	return 0;
}

F
Fabio Estevam 已提交
705
#ifdef CONFIG_PM_SLEEP
706 707 708 709
static int mxs_mmc_suspend(struct device *dev)
{
	struct mmc_host *mmc = dev_get_drvdata(dev);
	struct mxs_mmc_host *host = mmc_priv(mmc);
710
	struct mxs_ssp *ssp = &host->ssp;
711

712
	clk_disable_unprepare(ssp->clk);
713
	return 0;
714 715 716 717 718 719
}

static int mxs_mmc_resume(struct device *dev)
{
	struct mmc_host *mmc = dev_get_drvdata(dev);
	struct mxs_mmc_host *host = mmc_priv(mmc);
720
	struct mxs_ssp *ssp = &host->ssp;
721

722
	clk_prepare_enable(ssp->clk);
723
	return 0;
724 725 726
}
#endif

F
Fabio Estevam 已提交
727 728
static SIMPLE_DEV_PM_OPS(mxs_mmc_pm_ops, mxs_mmc_suspend, mxs_mmc_resume);

729 730 731
static struct platform_driver mxs_mmc_driver = {
	.probe		= mxs_mmc_probe,
	.remove		= mxs_mmc_remove,
732
	.id_table	= mxs_ssp_ids,
733 734 735
	.driver		= {
		.name	= DRIVER_NAME,
		.pm	= &mxs_mmc_pm_ops,
736
		.of_match_table = mxs_mmc_dt_ids,
737 738 739
	},
};

740
module_platform_driver(mxs_mmc_driver);
741 742 743 744

MODULE_DESCRIPTION("FREESCALE MXS MMC peripheral");
MODULE_AUTHOR("Freescale Semiconductor");
MODULE_LICENSE("GPL");
F
Fabio Estevam 已提交
745
MODULE_ALIAS("platform:" DRIVER_NAME);