radeon_ttm.c 30.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
/*
 * Copyright 2009 Jerome Glisse.
 * All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
 * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,
 * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
 * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
 * USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 */
/*
 * Authors:
 *    Jerome Glisse <glisse@freedesktop.org>
 *    Thomas Hellstrom <thomas-at-tungstengraphics-dot-com>
 *    Dave Airlie
 */
32 33 34 35 36
#include <drm/ttm/ttm_bo_api.h>
#include <drm/ttm/ttm_bo_driver.h>
#include <drm/ttm/ttm_placement.h>
#include <drm/ttm/ttm_module.h>
#include <drm/ttm/ttm_page_alloc.h>
37 38
#include <drm/drmP.h>
#include <drm/radeon_drm.h>
39
#include <linux/seq_file.h>
40
#include <linux/slab.h>
41
#include <linux/swiotlb.h>
42 43
#include <linux/swap.h>
#include <linux/pagemap.h>
44
#include <linux/debugfs.h>
45 46 47 48 49
#include "radeon_reg.h"
#include "radeon.h"

#define DRM_FILE_PAGE_OFFSET (0x100000000ULL >> PAGE_SHIFT)

50
static int radeon_ttm_debugfs_init(struct radeon_device *rdev);
51
static void radeon_ttm_debugfs_fini(struct radeon_device *rdev);
52

53 54 55 56 57 58 59 60 61 62 63 64 65 66
static struct radeon_device *radeon_get_rdev(struct ttm_bo_device *bdev)
{
	struct radeon_mman *mman;
	struct radeon_device *rdev;

	mman = container_of(bdev, struct radeon_mman, bdev);
	rdev = container_of(mman, struct radeon_device, mman);
	return rdev;
}


/*
 * Global memory.
 */
67
static int radeon_ttm_mem_global_init(struct drm_global_reference *ref)
68 69 70 71
{
	return ttm_mem_global_init(ref->object);
}

72
static void radeon_ttm_mem_global_release(struct drm_global_reference *ref)
73 74 75 76 77 78
{
	ttm_mem_global_release(ref->object);
}

static int radeon_ttm_global_init(struct radeon_device *rdev)
{
79
	struct drm_global_reference *global_ref;
80 81 82 83
	int r;

	rdev->mman.mem_global_referenced = false;
	global_ref = &rdev->mman.mem_global_ref;
84
	global_ref->global_type = DRM_GLOBAL_TTM_MEM;
85 86 87
	global_ref->size = sizeof(struct ttm_mem_global);
	global_ref->init = &radeon_ttm_mem_global_init;
	global_ref->release = &radeon_ttm_mem_global_release;
88
	r = drm_global_item_ref(global_ref);
89
	if (r != 0) {
90 91
		DRM_ERROR("Failed setting up TTM memory accounting "
			  "subsystem.\n");
92 93
		return r;
	}
94 95 96 97

	rdev->mman.bo_global_ref.mem_glob =
		rdev->mman.mem_global_ref.object;
	global_ref = &rdev->mman.bo_global_ref.ref;
98
	global_ref->global_type = DRM_GLOBAL_TTM_BO;
99
	global_ref->size = sizeof(struct ttm_bo_global);
100 101
	global_ref->init = &ttm_bo_global_init;
	global_ref->release = &ttm_bo_global_release;
102
	r = drm_global_item_ref(global_ref);
103 104
	if (r != 0) {
		DRM_ERROR("Failed setting up TTM BO subsystem.\n");
105
		drm_global_item_unref(&rdev->mman.mem_global_ref);
106 107 108
		return r;
	}

109 110 111 112 113 114 115
	rdev->mman.mem_global_referenced = true;
	return 0;
}

static void radeon_ttm_global_fini(struct radeon_device *rdev)
{
	if (rdev->mman.mem_global_referenced) {
116 117
		drm_global_item_unref(&rdev->mman.bo_global_ref.ref);
		drm_global_item_unref(&rdev->mman.mem_global_ref);
118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141
		rdev->mman.mem_global_referenced = false;
	}
}

static int radeon_invalidate_caches(struct ttm_bo_device *bdev, uint32_t flags)
{
	return 0;
}

static int radeon_init_mem_type(struct ttm_bo_device *bdev, uint32_t type,
				struct ttm_mem_type_manager *man)
{
	struct radeon_device *rdev;

	rdev = radeon_get_rdev(bdev);

	switch (type) {
	case TTM_PL_SYSTEM:
		/* System memory */
		man->flags = TTM_MEMTYPE_FLAG_MAPPABLE;
		man->available_caching = TTM_PL_MASK_CACHING;
		man->default_caching = TTM_PL_FLAG_CACHED;
		break;
	case TTM_PL_TT:
142
		man->func = &ttm_bo_manager_func;
143
		man->gpu_offset = rdev->mc.gtt_start;
144 145
		man->available_caching = TTM_PL_MASK_CACHING;
		man->default_caching = TTM_PL_FLAG_CACHED;
146
		man->flags = TTM_MEMTYPE_FLAG_MAPPABLE | TTM_MEMTYPE_FLAG_CMA;
D
Daniel Vetter 已提交
147
#if IS_ENABLED(CONFIG_AGP)
148
		if (rdev->flags & RADEON_IS_AGP) {
D
Daniel Vetter 已提交
149
			if (!rdev->ddev->agp) {
150 151 152 153
				DRM_ERROR("AGP is not enabled for memory type %u\n",
					  (unsigned)type);
				return -EINVAL;
			}
154
			if (!rdev->ddev->agp->cant_use_aperture)
155
				man->flags = TTM_MEMTYPE_FLAG_MAPPABLE;
156 157 158 159
			man->available_caching = TTM_PL_FLAG_UNCACHED |
						 TTM_PL_FLAG_WC;
			man->default_caching = TTM_PL_FLAG_WC;
		}
160
#endif
161 162 163
		break;
	case TTM_PL_VRAM:
		/* "On-card" video ram */
164
		man->func = &ttm_bo_manager_func;
165
		man->gpu_offset = rdev->mc.vram_start;
166 167 168 169 170 171 172 173 174 175 176 177
		man->flags = TTM_MEMTYPE_FLAG_FIXED |
			     TTM_MEMTYPE_FLAG_MAPPABLE;
		man->available_caching = TTM_PL_FLAG_UNCACHED | TTM_PL_FLAG_WC;
		man->default_caching = TTM_PL_FLAG_WC;
		break;
	default:
		DRM_ERROR("Unsupported memory type %u\n", (unsigned)type);
		return -EINVAL;
	}
	return 0;
}

178 179
static void radeon_evict_flags(struct ttm_buffer_object *bo,
				struct ttm_placement *placement)
180
{
181
	static const struct ttm_place placements = {
182 183 184 185 186
		.fpfn = 0,
		.lpfn = 0,
		.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_SYSTEM
	};

187 188 189 190 191 192 193 194 195 196
	struct radeon_bo *rbo;

	if (!radeon_ttm_bo_is_radeon_bo(bo)) {
		placement->placement = &placements;
		placement->busy_placement = &placements;
		placement->num_placement = 1;
		placement->num_busy_placement = 1;
		return;
	}
	rbo = container_of(bo, struct radeon_bo, tbo);
197
	switch (bo->mem.mem_type) {
198
	case TTM_PL_VRAM:
199
		if (rbo->rdev->ring[radeon_copy_ring_index(rbo->rdev)].ready == false)
200
			radeon_ttm_placement_from_domain(rbo, RADEON_GEM_DOMAIN_CPU);
201 202 203 204 205 206 207 208 209 210 211 212 213 214 215
		else if (rbo->rdev->mc.visible_vram_size < rbo->rdev->mc.real_vram_size &&
			 bo->mem.start < (rbo->rdev->mc.visible_vram_size >> PAGE_SHIFT)) {
			unsigned fpfn = rbo->rdev->mc.visible_vram_size >> PAGE_SHIFT;
			int i;

			/* Try evicting to the CPU inaccessible part of VRAM
			 * first, but only set GTT as busy placement, so this
			 * BO will be evicted to GTT rather than causing other
			 * BOs to be evicted from VRAM
			 */
			radeon_ttm_placement_from_domain(rbo, RADEON_GEM_DOMAIN_VRAM |
							 RADEON_GEM_DOMAIN_GTT);
			rbo->placement.num_busy_placement = 0;
			for (i = 0; i < rbo->placement.num_placement; i++) {
				if (rbo->placements[i].flags & TTM_PL_FLAG_VRAM) {
216 217
					if (rbo->placements[i].fpfn < fpfn)
						rbo->placements[i].fpfn = fpfn;
218 219 220 221 222 223 224
				} else {
					rbo->placement.busy_placement =
						&rbo->placements[i];
					rbo->placement.num_busy_placement = 1;
				}
			}
		} else
225
			radeon_ttm_placement_from_domain(rbo, RADEON_GEM_DOMAIN_GTT);
226 227
		break;
	case TTM_PL_TT:
228
	default:
229
		radeon_ttm_placement_from_domain(rbo, RADEON_GEM_DOMAIN_CPU);
230
	}
231
	*placement = rbo->placement;
232 233 234 235
}

static int radeon_verify_access(struct ttm_buffer_object *bo, struct file *filp)
{
236 237
	struct radeon_bo *rbo = container_of(bo, struct radeon_bo, tbo);

238 239
	if (radeon_ttm_tt_has_userptr(bo->ttm))
		return -EPERM;
D
David Herrmann 已提交
240 241
	return drm_vma_node_verify_access(&rbo->gem_base.vma_node,
					  filp->private_data);
242 243 244 245 246 247 248 249 250 251 252 253 254
}

static void radeon_move_null(struct ttm_buffer_object *bo,
			     struct ttm_mem_reg *new_mem)
{
	struct ttm_mem_reg *old_mem = &bo->mem;

	BUG_ON(old_mem->mm_node != NULL);
	*old_mem = *new_mem;
	new_mem->mm_node = NULL;
}

static int radeon_move_blit(struct ttm_buffer_object *bo,
255
			bool evict, bool no_wait_gpu,
256 257
			struct ttm_mem_reg *new_mem,
			struct ttm_mem_reg *old_mem)
258 259 260
{
	struct radeon_device *rdev;
	uint64_t old_start, new_start;
261
	struct radeon_fence *fence;
262
	unsigned num_pages;
263
	int r, ridx;
264 265

	rdev = radeon_get_rdev(bo->bdev);
266
	ridx = radeon_copy_ring_index(rdev);
267 268
	old_start = (u64)old_mem->start << PAGE_SHIFT;
	new_start = (u64)new_mem->start << PAGE_SHIFT;
269 270 271

	switch (old_mem->mem_type) {
	case TTM_PL_VRAM:
272
		old_start += rdev->mc.vram_start;
273 274
		break;
	case TTM_PL_TT:
275
		old_start += rdev->mc.gtt_start;
276 277 278 279 280 281 282
		break;
	default:
		DRM_ERROR("Unknown placement %d\n", old_mem->mem_type);
		return -EINVAL;
	}
	switch (new_mem->mem_type) {
	case TTM_PL_VRAM:
283
		new_start += rdev->mc.vram_start;
284 285
		break;
	case TTM_PL_TT:
286
		new_start += rdev->mc.gtt_start;
287 288 289 290 291
		break;
	default:
		DRM_ERROR("Unknown placement %d\n", old_mem->mem_type);
		return -EINVAL;
	}
292
	if (!rdev->ring[ridx].ready) {
293
		DRM_ERROR("Trying to move memory with ring turned off.\n");
294 295
		return -EINVAL;
	}
296 297 298

	BUILD_BUG_ON((PAGE_SIZE % RADEON_GPU_PAGE_SIZE) != 0);

299 300 301 302 303
	num_pages = new_mem->num_pages * (PAGE_SIZE / RADEON_GPU_PAGE_SIZE);
	fence = radeon_copy(rdev, old_start, new_start, num_pages, bo->resv);
	if (IS_ERR(fence))
		return PTR_ERR(fence);

304
	r = ttm_bo_move_accel_cleanup(bo, &fence->base, evict, new_mem);
305 306 307 308 309
	radeon_fence_unref(&fence);
	return r;
}

static int radeon_move_vram_ram(struct ttm_buffer_object *bo,
310
				bool evict, bool interruptible,
311
				bool no_wait_gpu,
312 313
				struct ttm_mem_reg *new_mem)
{
314
	struct ttm_operation_ctx ctx = { interruptible, no_wait_gpu };
315 316 317
	struct radeon_device *rdev;
	struct ttm_mem_reg *old_mem = &bo->mem;
	struct ttm_mem_reg tmp_mem;
318
	struct ttm_place placements;
319
	struct ttm_placement placement;
320 321 322 323 324
	int r;

	rdev = radeon_get_rdev(bo->bdev);
	tmp_mem = *new_mem;
	tmp_mem.mm_node = NULL;
325 326 327 328
	placement.num_placement = 1;
	placement.placement = &placements;
	placement.num_busy_placement = 1;
	placement.busy_placement = &placements;
329 330 331
	placements.fpfn = 0;
	placements.lpfn = 0;
	placements.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT;
332
	r = ttm_bo_mem_space(bo, &placement, &tmp_mem, &ctx);
333 334 335
	if (unlikely(r)) {
		return r;
	}
336 337 338 339 340 341

	r = ttm_tt_set_placement_caching(bo->ttm, tmp_mem.placement);
	if (unlikely(r)) {
		goto out_cleanup;
	}

342 343 344 345
	r = ttm_tt_bind(bo->ttm, &tmp_mem);
	if (unlikely(r)) {
		goto out_cleanup;
	}
346
	r = radeon_move_blit(bo, true, no_wait_gpu, &tmp_mem, old_mem);
347 348 349
	if (unlikely(r)) {
		goto out_cleanup;
	}
350
	r = ttm_bo_move_ttm(bo, &ctx, new_mem);
351
out_cleanup:
352
	ttm_bo_mem_put(bo, &tmp_mem);
353 354 355 356
	return r;
}

static int radeon_move_ram_vram(struct ttm_buffer_object *bo,
357
				bool evict, bool interruptible,
358
				bool no_wait_gpu,
359 360
				struct ttm_mem_reg *new_mem)
{
361
	struct ttm_operation_ctx ctx = { interruptible, no_wait_gpu };
362 363 364
	struct radeon_device *rdev;
	struct ttm_mem_reg *old_mem = &bo->mem;
	struct ttm_mem_reg tmp_mem;
365
	struct ttm_placement placement;
366
	struct ttm_place placements;
367 368 369 370 371
	int r;

	rdev = radeon_get_rdev(bo->bdev);
	tmp_mem = *new_mem;
	tmp_mem.mm_node = NULL;
372 373 374 375
	placement.num_placement = 1;
	placement.placement = &placements;
	placement.num_busy_placement = 1;
	placement.busy_placement = &placements;
376 377 378
	placements.fpfn = 0;
	placements.lpfn = 0;
	placements.flags = TTM_PL_MASK_CACHING | TTM_PL_FLAG_TT;
379
	r = ttm_bo_mem_space(bo, &placement, &tmp_mem, &ctx);
380 381 382
	if (unlikely(r)) {
		return r;
	}
383
	r = ttm_bo_move_ttm(bo, &ctx, &tmp_mem);
384 385 386
	if (unlikely(r)) {
		goto out_cleanup;
	}
387
	r = radeon_move_blit(bo, true, no_wait_gpu, new_mem, old_mem);
388 389 390 391
	if (unlikely(r)) {
		goto out_cleanup;
	}
out_cleanup:
392
	ttm_bo_mem_put(bo, &tmp_mem);
393 394 395
	return r;
}

396 397 398
static int radeon_bo_move(struct ttm_buffer_object *bo, bool evict,
			  struct ttm_operation_ctx *ctx,
			  struct ttm_mem_reg *new_mem)
399 400
{
	struct radeon_device *rdev;
401
	struct radeon_bo *rbo;
402 403 404
	struct ttm_mem_reg *old_mem = &bo->mem;
	int r;

405
	r = ttm_bo_wait(bo, ctx->interruptible, ctx->no_wait_gpu);
406 407 408
	if (r)
		return r;

409 410 411 412 413
	/* Can't move a pinned BO */
	rbo = container_of(bo, struct radeon_bo, tbo);
	if (WARN_ON_ONCE(rbo->pin_count > 0))
		return -EINVAL;

414 415 416 417 418 419 420 421 422
	rdev = radeon_get_rdev(bo->bdev);
	if (old_mem->mem_type == TTM_PL_SYSTEM && bo->ttm == NULL) {
		radeon_move_null(bo, new_mem);
		return 0;
	}
	if ((old_mem->mem_type == TTM_PL_TT &&
	     new_mem->mem_type == TTM_PL_SYSTEM) ||
	    (old_mem->mem_type == TTM_PL_SYSTEM &&
	     new_mem->mem_type == TTM_PL_TT)) {
423
		/* bind is enough */
424 425 426
		radeon_move_null(bo, new_mem);
		return 0;
	}
427 428
	if (!rdev->ring[radeon_copy_ring_index(rdev)].ready ||
	    rdev->asic->copy.copy == NULL) {
429
		/* use memcpy */
430
		goto memcpy;
431 432 433 434
	}

	if (old_mem->mem_type == TTM_PL_VRAM &&
	    new_mem->mem_type == TTM_PL_SYSTEM) {
435 436
		r = radeon_move_vram_ram(bo, evict, ctx->interruptible,
					ctx->no_wait_gpu, new_mem);
437 438
	} else if (old_mem->mem_type == TTM_PL_SYSTEM &&
		   new_mem->mem_type == TTM_PL_VRAM) {
439 440
		r = radeon_move_ram_vram(bo, evict, ctx->interruptible,
					    ctx->no_wait_gpu, new_mem);
441
	} else {
442 443
		r = radeon_move_blit(bo, evict, ctx->no_wait_gpu,
				     new_mem, old_mem);
444
	}
445 446 447

	if (r) {
memcpy:
448
		r = ttm_bo_move_memcpy(bo, ctx, new_mem);
449 450 451
		if (r) {
			return r;
		}
452
	}
453 454 455 456

	/* update statistics */
	atomic64_add((u64)bo->num_pages << PAGE_SHIFT, &rdev->num_bytes_moved);
	return 0;
457 458
}

459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475
static int radeon_ttm_io_mem_reserve(struct ttm_bo_device *bdev, struct ttm_mem_reg *mem)
{
	struct ttm_mem_type_manager *man = &bdev->man[mem->mem_type];
	struct radeon_device *rdev = radeon_get_rdev(bdev);

	mem->bus.addr = NULL;
	mem->bus.offset = 0;
	mem->bus.size = mem->num_pages << PAGE_SHIFT;
	mem->bus.base = 0;
	mem->bus.is_iomem = false;
	if (!(man->flags & TTM_MEMTYPE_FLAG_MAPPABLE))
		return -EINVAL;
	switch (mem->mem_type) {
	case TTM_PL_SYSTEM:
		/* system memory */
		return 0;
	case TTM_PL_TT:
D
Daniel Vetter 已提交
476
#if IS_ENABLED(CONFIG_AGP)
477 478
		if (rdev->flags & RADEON_IS_AGP) {
			/* RADEON_IS_AGP is set only if AGP is active */
479
			mem->bus.offset = mem->start << PAGE_SHIFT;
480
			mem->bus.base = rdev->mc.agp_base;
481
			mem->bus.is_iomem = !rdev->ddev->agp->cant_use_aperture;
482 483 484 485
		}
#endif
		break;
	case TTM_PL_VRAM:
486
		mem->bus.offset = mem->start << PAGE_SHIFT;
487 488 489 490 491
		/* check if it's visible */
		if ((mem->bus.offset + mem->bus.size) > rdev->mc.visible_vram_size)
			return -EINVAL;
		mem->bus.base = rdev->mc.aper_base;
		mem->bus.is_iomem = true;
492 493 494 495 496 497 498 499 500 501 502 503 504
#ifdef __alpha__
		/*
		 * Alpha: use bus.addr to hold the ioremap() return,
		 * so we can modify bus.base below.
		 */
		if (mem->placement & TTM_PL_FLAG_WC)
			mem->bus.addr =
				ioremap_wc(mem->bus.base + mem->bus.offset,
					   mem->bus.size);
		else
			mem->bus.addr =
				ioremap_nocache(mem->bus.base + mem->bus.offset,
						mem->bus.size);
505 506
		if (!mem->bus.addr)
			return -ENOMEM;
507 508 509 510 511 512 513 514 515 516

		/*
		 * Alpha: Use just the bus offset plus
		 * the hose/domain memory base for bus.base.
		 * It then can be used to build PTEs for VRAM
		 * access, as done in ttm_bo_vm_fault().
		 */
		mem->bus.base = (mem->bus.base & 0x0ffffffffUL) +
			rdev->ddev->hose->dense_mem_base;
#endif
517 518 519 520 521 522 523 524 525 526 527
		break;
	default:
		return -EINVAL;
	}
	return 0;
}

static void radeon_ttm_io_mem_free(struct ttm_bo_device *bdev, struct ttm_mem_reg *mem)
{
}

528 529 530 531
/*
 * TTM backend functions.
 */
struct radeon_ttm_tt {
532
	struct ttm_dma_tt		ttm;
533 534
	struct radeon_device		*rdev;
	u64				offset;
535 536 537 538

	uint64_t			userptr;
	struct mm_struct		*usermm;
	uint32_t			userflags;
539 540
};

541 542 543 544 545 546 547 548 549 550 551 552 553 554 555
/* prepare the sg table with the user pages */
static int radeon_ttm_tt_pin_userptr(struct ttm_tt *ttm)
{
	struct radeon_device *rdev = radeon_get_rdev(ttm->bdev);
	struct radeon_ttm_tt *gtt = (void *)ttm;
	unsigned pinned = 0, nents;
	int r;

	int write = !(gtt->userflags & RADEON_GEM_USERPTR_READONLY);
	enum dma_data_direction direction = write ?
		DMA_BIDIRECTIONAL : DMA_TO_DEVICE;

	if (current->mm != gtt->usermm)
		return -EPERM;

556 557 558 559 560 561 562 563 564 565
	if (gtt->userflags & RADEON_GEM_USERPTR_ANONONLY) {
		/* check that we only pin down anonymous memory
		   to prevent problems with writeback */
		unsigned long end = gtt->userptr + ttm->num_pages * PAGE_SIZE;
		struct vm_area_struct *vma;
		vma = find_vma(gtt->usermm, gtt->userptr);
		if (!vma || vma->vm_file || vma->vm_end < end)
			return -EPERM;
	}

566 567 568 569 570
	do {
		unsigned num_pages = ttm->num_pages - pinned;
		uint64_t userptr = gtt->userptr + pinned * PAGE_SIZE;
		struct page **pages = ttm->pages + pinned;

571 572
		r = get_user_pages(userptr, num_pages, write ? FOLL_WRITE : 0,
				   pages, NULL);
573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599
		if (r < 0)
			goto release_pages;

		pinned += r;

	} while (pinned < ttm->num_pages);

	r = sg_alloc_table_from_pages(ttm->sg, ttm->pages, ttm->num_pages, 0,
				      ttm->num_pages << PAGE_SHIFT,
				      GFP_KERNEL);
	if (r)
		goto release_sg;

	r = -ENOMEM;
	nents = dma_map_sg(rdev->dev, ttm->sg->sgl, ttm->sg->nents, direction);
	if (nents != ttm->sg->nents)
		goto release_sg;

	drm_prime_sg_to_page_addr_arrays(ttm->sg, ttm->pages,
					 gtt->ttm.dma_address, ttm->num_pages);

	return 0;

release_sg:
	kfree(ttm->sg);

release_pages:
600
	release_pages(ttm->pages, pinned);
601 602 603 604 605 606 607
	return r;
}

static void radeon_ttm_tt_unpin_userptr(struct ttm_tt *ttm)
{
	struct radeon_device *rdev = radeon_get_rdev(ttm->bdev);
	struct radeon_ttm_tt *gtt = (void *)ttm;
608
	struct sg_page_iter sg_iter;
609 610 611 612 613

	int write = !(gtt->userflags & RADEON_GEM_USERPTR_READONLY);
	enum dma_data_direction direction = write ?
		DMA_BIDIRECTIONAL : DMA_TO_DEVICE;

614 615 616 617
	/* double check that we don't free the table twice */
	if (!ttm->sg->sgl)
		return;

618 619 620
	/* free the sg table and pages again */
	dma_unmap_sg(rdev->dev, ttm->sg->sgl, ttm->sg->nents, direction);

621 622
	for_each_sg_page(ttm->sg->sgl, &sg_iter, ttm->sg->nents, 0) {
		struct page *page = sg_page_iter_page(&sg_iter);
623 624 625 626
		if (!(gtt->userflags & RADEON_GEM_USERPTR_READONLY))
			set_page_dirty(page);

		mark_page_accessed(page);
627
		put_page(page);
628 629 630 631 632
	}

	sg_free_table(ttm->sg);
}

633 634 635
static int radeon_ttm_backend_bind(struct ttm_tt *ttm,
				   struct ttm_mem_reg *bo_mem)
{
636
	struct radeon_ttm_tt *gtt = (void*)ttm;
637 638
	uint32_t flags = RADEON_GART_PAGE_VALID | RADEON_GART_PAGE_READ |
		RADEON_GART_PAGE_WRITE;
639 640
	int r;

641 642 643 644 645
	if (gtt->userptr) {
		radeon_ttm_tt_pin_userptr(ttm);
		flags &= ~RADEON_GART_PAGE_WRITE;
	}

646 647 648 649 650
	gtt->offset = (unsigned long)(bo_mem->start << PAGE_SHIFT);
	if (!ttm->num_pages) {
		WARN(1, "nothing to bind %lu pages for mreg %p back %p!\n",
		     ttm->num_pages, bo_mem, ttm);
	}
651 652 653 654
	if (ttm->caching_state == tt_cached)
		flags |= RADEON_GART_PAGE_SNOOP;
	r = radeon_gart_bind(gtt->rdev, gtt->offset, ttm->num_pages,
			     ttm->pages, gtt->ttm.dma_address, flags);
655 656 657 658 659 660 661 662 663 664
	if (r) {
		DRM_ERROR("failed to bind %lu pages at 0x%08X\n",
			  ttm->num_pages, (unsigned)gtt->offset);
		return r;
	}
	return 0;
}

static int radeon_ttm_backend_unbind(struct ttm_tt *ttm)
{
665
	struct radeon_ttm_tt *gtt = (void *)ttm;
666 667

	radeon_gart_unbind(gtt->rdev, gtt->offset, ttm->num_pages);
668 669 670 671

	if (gtt->userptr)
		radeon_ttm_tt_unpin_userptr(ttm);

672 673 674 675 676
	return 0;
}

static void radeon_ttm_backend_destroy(struct ttm_tt *ttm)
{
677
	struct radeon_ttm_tt *gtt = (void *)ttm;
678

679
	ttm_dma_tt_fini(&gtt->ttm);
680 681 682 683 684 685 686 687 688
	kfree(gtt);
}

static struct ttm_backend_func radeon_backend_func = {
	.bind = &radeon_ttm_backend_bind,
	.unbind = &radeon_ttm_backend_unbind,
	.destroy = &radeon_ttm_backend_destroy,
};

689
static struct ttm_tt *radeon_ttm_tt_create(struct ttm_bo_device *bdev,
690 691 692 693 694 695 696
				    unsigned long size, uint32_t page_flags,
				    struct page *dummy_read_page)
{
	struct radeon_device *rdev;
	struct radeon_ttm_tt *gtt;

	rdev = radeon_get_rdev(bdev);
D
Daniel Vetter 已提交
697
#if IS_ENABLED(CONFIG_AGP)
698 699 700 701 702 703 704 705 706 707
	if (rdev->flags & RADEON_IS_AGP) {
		return ttm_agp_tt_create(bdev, rdev->ddev->agp->bridge,
					 size, page_flags, dummy_read_page);
	}
#endif

	gtt = kzalloc(sizeof(struct radeon_ttm_tt), GFP_KERNEL);
	if (gtt == NULL) {
		return NULL;
	}
708
	gtt->ttm.ttm.func = &radeon_backend_func;
709
	gtt->rdev = rdev;
710 711
	if (ttm_dma_tt_init(&gtt->ttm, bdev, size, page_flags, dummy_read_page)) {
		kfree(gtt);
712 713
		return NULL;
	}
714
	return &gtt->ttm.ttm;
715 716
}

717 718 719 720 721 722 723
static struct radeon_ttm_tt *radeon_ttm_tt_to_gtt(struct ttm_tt *ttm)
{
	if (!ttm || ttm->func != &radeon_backend_func)
		return NULL;
	return (struct radeon_ttm_tt *)ttm;
}

724 725
static int radeon_ttm_tt_populate(struct ttm_tt *ttm,
			struct ttm_operation_ctx *ctx)
726
{
727
	struct radeon_ttm_tt *gtt = radeon_ttm_tt_to_gtt(ttm);
728
	struct radeon_device *rdev;
729
	bool slave = !!(ttm->page_flags & TTM_PAGE_FLAG_SG);
730 731 732 733

	if (ttm->state != tt_unpopulated)
		return 0;

734
	if (gtt && gtt->userptr) {
735
		ttm->sg = kzalloc(sizeof(struct sg_table), GFP_KERNEL);
736 737 738 739 740 741 742 743
		if (!ttm->sg)
			return -ENOMEM;

		ttm->page_flags |= TTM_PAGE_FLAG_SG;
		ttm->state = tt_unbound;
		return 0;
	}

744 745 746 747 748 749 750
	if (slave && ttm->sg) {
		drm_prime_sg_to_page_addr_arrays(ttm->sg, ttm->pages,
						 gtt->ttm.dma_address, ttm->num_pages);
		ttm->state = tt_unbound;
		return 0;
	}

751
	rdev = radeon_get_rdev(ttm->bdev);
D
Daniel Vetter 已提交
752
#if IS_ENABLED(CONFIG_AGP)
J
Jerome Glisse 已提交
753
	if (rdev->flags & RADEON_IS_AGP) {
754
		return ttm_agp_tt_populate(ttm, ctx);
J
Jerome Glisse 已提交
755 756
	}
#endif
757 758 759

#ifdef CONFIG_SWIOTLB
	if (swiotlb_nr_tbl()) {
760
		return ttm_dma_populate(&gtt->ttm, rdev->dev, ctx);
761 762 763
	}
#endif

764
	return ttm_populate_and_map_pages(rdev->dev, &gtt->ttm, ctx);
765 766 767 768 769
}

static void radeon_ttm_tt_unpopulate(struct ttm_tt *ttm)
{
	struct radeon_device *rdev;
770
	struct radeon_ttm_tt *gtt = radeon_ttm_tt_to_gtt(ttm);
771 772
	bool slave = !!(ttm->page_flags & TTM_PAGE_FLAG_SG);

773
	if (gtt && gtt->userptr) {
774 775 776 777 778
		kfree(ttm->sg);
		ttm->page_flags &= ~TTM_PAGE_FLAG_SG;
		return;
	}

779 780
	if (slave)
		return;
781 782

	rdev = radeon_get_rdev(ttm->bdev);
D
Daniel Vetter 已提交
783
#if IS_ENABLED(CONFIG_AGP)
J
Jerome Glisse 已提交
784 785 786 787 788
	if (rdev->flags & RADEON_IS_AGP) {
		ttm_agp_tt_unpopulate(ttm);
		return;
	}
#endif
789 790 791

#ifdef CONFIG_SWIOTLB
	if (swiotlb_nr_tbl()) {
792
		ttm_dma_unpopulate(&gtt->ttm, rdev->dev);
793 794 795 796
		return;
	}
#endif

797
	ttm_unmap_and_unpopulate_pages(rdev->dev, &gtt->ttm);
798
}
799

800 801 802
int radeon_ttm_tt_set_userptr(struct ttm_tt *ttm, uint64_t addr,
			      uint32_t flags)
{
803
	struct radeon_ttm_tt *gtt = radeon_ttm_tt_to_gtt(ttm);
804 805 806 807 808 809 810 811 812 813 814 815

	if (gtt == NULL)
		return -EINVAL;

	gtt->userptr = addr;
	gtt->usermm = current->mm;
	gtt->userflags = flags;
	return 0;
}

bool radeon_ttm_tt_has_userptr(struct ttm_tt *ttm)
{
816
	struct radeon_ttm_tt *gtt = radeon_ttm_tt_to_gtt(ttm);
817 818 819 820 821 822 823 824 825

	if (gtt == NULL)
		return false;

	return !!gtt->userptr;
}

bool radeon_ttm_tt_is_readonly(struct ttm_tt *ttm)
{
826
	struct radeon_ttm_tt *gtt = radeon_ttm_tt_to_gtt(ttm);
827 828 829 830 831 832 833

	if (gtt == NULL)
		return false;

	return !!(gtt->userflags & RADEON_GEM_USERPTR_READONLY);
}

834
static struct ttm_bo_driver radeon_bo_driver = {
835
	.ttm_tt_create = &radeon_ttm_tt_create,
836 837
	.ttm_tt_populate = &radeon_ttm_tt_populate,
	.ttm_tt_unpopulate = &radeon_ttm_tt_unpopulate,
838 839
	.invalidate_caches = &radeon_invalidate_caches,
	.init_mem_type = &radeon_init_mem_type,
840
	.eviction_valuable = ttm_bo_eviction_valuable,
841 842 843
	.evict_flags = &radeon_evict_flags,
	.move = &radeon_bo_move,
	.verify_access = &radeon_verify_access,
844 845
	.move_notify = &radeon_bo_move_notify,
	.fault_reserve_notify = &radeon_bo_fault_reserve_notify,
846 847
	.io_mem_reserve = &radeon_ttm_io_mem_reserve,
	.io_mem_free = &radeon_ttm_io_mem_free,
848 849 850 851 852 853 854 855 856 857 858 859
};

int radeon_ttm_init(struct radeon_device *rdev)
{
	int r;

	r = radeon_ttm_global_init(rdev);
	if (r) {
		return r;
	}
	/* No others user of address space so set it to 0 */
	r = ttm_bo_device_init(&rdev->mman.bdev,
860
			       rdev->mman.bo_global_ref.ref.object,
861 862 863
			       &radeon_bo_driver,
			       rdev->ddev->anon_inode->i_mapping,
			       DRM_FILE_PAGE_OFFSET,
D
Dave Airlie 已提交
864
			       rdev->need_dma32);
865 866 867 868
	if (r) {
		DRM_ERROR("failed initializing buffer object driver(%d).\n", r);
		return r;
	}
869
	rdev->mman.initialized = true;
870
	r = ttm_bo_init_mm(&rdev->mman.bdev, TTM_PL_VRAM,
871
				rdev->mc.real_vram_size >> PAGE_SHIFT);
872 873 874 875
	if (r) {
		DRM_ERROR("Failed initializing VRAM heap.\n");
		return r;
	}
876 877 878
	/* Change the size here instead of the init above so only lpfn is affected */
	radeon_ttm_set_active_vram_size(rdev, rdev->mc.visible_vram_size);

879
	r = radeon_bo_create(rdev, 256 * 1024, PAGE_SIZE, true,
880
			     RADEON_GEM_DOMAIN_VRAM, 0, NULL,
K
Kent Russell 已提交
881
			     NULL, &rdev->stolen_vga_memory);
882 883 884
	if (r) {
		return r;
	}
K
Kent Russell 已提交
885
	r = radeon_bo_reserve(rdev->stolen_vga_memory, false);
886 887
	if (r)
		return r;
K
Kent Russell 已提交
888 889
	r = radeon_bo_pin(rdev->stolen_vga_memory, RADEON_GEM_DOMAIN_VRAM, NULL);
	radeon_bo_unreserve(rdev->stolen_vga_memory);
890
	if (r) {
K
Kent Russell 已提交
891
		radeon_bo_unref(&rdev->stolen_vga_memory);
892 893 894
		return r;
	}
	DRM_INFO("radeon: %uM of VRAM memory ready\n",
895
		 (unsigned) (rdev->mc.real_vram_size / (1024 * 1024)));
896
	r = ttm_bo_init_mm(&rdev->mman.bdev, TTM_PL_TT,
897
				rdev->mc.gtt_size >> PAGE_SHIFT);
898 899 900 901 902
	if (r) {
		DRM_ERROR("Failed initializing GTT heap.\n");
		return r;
	}
	DRM_INFO("radeon: %uM of GTT memory ready.\n",
903
		 (unsigned)(rdev->mc.gtt_size / (1024 * 1024)));
904 905 906 907 908 909

	r = radeon_ttm_debugfs_init(rdev);
	if (r) {
		DRM_ERROR("Failed to init debugfs\n");
		return r;
	}
910 911 912 913 914
	return 0;
}

void radeon_ttm_fini(struct radeon_device *rdev)
{
915 916
	int r;

917 918
	if (!rdev->mman.initialized)
		return;
919
	radeon_ttm_debugfs_fini(rdev);
K
Kent Russell 已提交
920 921
	if (rdev->stolen_vga_memory) {
		r = radeon_bo_reserve(rdev->stolen_vga_memory, false);
922
		if (r == 0) {
K
Kent Russell 已提交
923 924
			radeon_bo_unpin(rdev->stolen_vga_memory);
			radeon_bo_unreserve(rdev->stolen_vga_memory);
925
		}
K
Kent Russell 已提交
926
		radeon_bo_unref(&rdev->stolen_vga_memory);
927 928 929 930 931 932
	}
	ttm_bo_clean_mm(&rdev->mman.bdev, TTM_PL_VRAM);
	ttm_bo_clean_mm(&rdev->mman.bdev, TTM_PL_TT);
	ttm_bo_device_release(&rdev->mman.bdev);
	radeon_gart_fini(rdev);
	radeon_ttm_global_fini(rdev);
933
	rdev->mman.initialized = false;
934 935 936
	DRM_INFO("radeon: ttm finalized\n");
}

937 938 939 940 941 942 943 944 945 946 947 948 949 950
/* this should only be called at bootup or when userspace
 * isn't running */
void radeon_ttm_set_active_vram_size(struct radeon_device *rdev, u64 size)
{
	struct ttm_mem_type_manager *man;

	if (!rdev->mman.initialized)
		return;

	man = &rdev->mman.bdev.man[TTM_PL_VRAM];
	/* this just adjusts TTM size idea, which sets lpfn to the correct value */
	man->size = size >> PAGE_SHIFT;
}

951
static struct vm_operations_struct radeon_ttm_vm_ops;
952
static const struct vm_operations_struct *ttm_vm_ops = NULL;
953

954
static int radeon_ttm_fault(struct vm_fault *vmf)
955 956
{
	struct ttm_buffer_object *bo;
957
	struct radeon_device *rdev;
958 959
	int r;

960
	bo = (struct ttm_buffer_object *)vmf->vma->vm_private_data;
961 962 963
	if (bo == NULL) {
		return VM_FAULT_NOPAGE;
	}
964
	rdev = radeon_get_rdev(bo->bdev);
965
	down_read(&rdev->pm.mclk_lock);
966
	r = ttm_vm_ops->fault(vmf);
967
	up_read(&rdev->pm.mclk_lock);
968 969 970 971 972 973 974 975 976 977
	return r;
}

int radeon_mmap(struct file *filp, struct vm_area_struct *vma)
{
	struct drm_file *file_priv;
	struct radeon_device *rdev;
	int r;

	if (unlikely(vma->vm_pgoff < DRM_FILE_PAGE_OFFSET)) {
978
		return -EINVAL;
979 980
	}

981
	file_priv = filp->private_data;
982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998
	rdev = file_priv->minor->dev->dev_private;
	if (rdev == NULL) {
		return -EINVAL;
	}
	r = ttm_bo_mmap(filp, vma, &rdev->mman.bdev);
	if (unlikely(r != 0)) {
		return r;
	}
	if (unlikely(ttm_vm_ops == NULL)) {
		ttm_vm_ops = vma->vm_ops;
		radeon_ttm_vm_ops = *ttm_vm_ops;
		radeon_ttm_vm_ops.fault = &radeon_ttm_fault;
	}
	vma->vm_ops = &radeon_ttm_vm_ops;
	return 0;
}

999
#if defined(CONFIG_DEBUG_FS)
1000

1001 1002 1003
static int radeon_mm_dump_table(struct seq_file *m, void *data)
{
	struct drm_info_node *node = (struct drm_info_node *)m->private;
1004
	unsigned ttm_pl = *(int*)node->info_ent->data;
1005 1006
	struct drm_device *dev = node->minor->dev;
	struct radeon_device *rdev = dev->dev_private;
1007
	struct ttm_mem_type_manager *man = &rdev->mman.bdev.man[ttm_pl];
D
Daniel Vetter 已提交
1008
	struct drm_printer p = drm_seq_file_printer(m);
1009

1010
	man->func->debug(man, &p);
D
Daniel Vetter 已提交
1011
	return 0;
1012
}
1013

1014

1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026
static int ttm_pl_vram = TTM_PL_VRAM;
static int ttm_pl_tt = TTM_PL_TT;

static struct drm_info_list radeon_ttm_debugfs_list[] = {
	{"radeon_vram_mm", radeon_mm_dump_table, 0, &ttm_pl_vram},
	{"radeon_gtt_mm", radeon_mm_dump_table, 0, &ttm_pl_tt},
	{"ttm_page_pool", ttm_page_alloc_debugfs, 0, NULL},
#ifdef CONFIG_SWIOTLB
	{"ttm_dma_page_pool", ttm_dma_page_alloc_debugfs, 0, NULL}
#endif
};

1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078
static int radeon_ttm_vram_open(struct inode *inode, struct file *filep)
{
	struct radeon_device *rdev = inode->i_private;
	i_size_write(inode, rdev->mc.mc_vram_size);
	filep->private_data = inode->i_private;
	return 0;
}

static ssize_t radeon_ttm_vram_read(struct file *f, char __user *buf,
				    size_t size, loff_t *pos)
{
	struct radeon_device *rdev = f->private_data;
	ssize_t result = 0;
	int r;

	if (size & 0x3 || *pos & 0x3)
		return -EINVAL;

	while (size) {
		unsigned long flags;
		uint32_t value;

		if (*pos >= rdev->mc.mc_vram_size)
			return result;

		spin_lock_irqsave(&rdev->mmio_idx_lock, flags);
		WREG32(RADEON_MM_INDEX, ((uint32_t)*pos) | 0x80000000);
		if (rdev->family >= CHIP_CEDAR)
			WREG32(EVERGREEN_MM_INDEX_HI, *pos >> 31);
		value = RREG32(RADEON_MM_DATA);
		spin_unlock_irqrestore(&rdev->mmio_idx_lock, flags);

		r = put_user(value, (uint32_t *)buf);
		if (r)
			return r;

		result += 4;
		buf += 4;
		*pos += 4;
		size -= 4;
	}

	return result;
}

static const struct file_operations radeon_ttm_vram_fops = {
	.owner = THIS_MODULE,
	.open = radeon_ttm_vram_open,
	.read = radeon_ttm_vram_read,
	.llseek = default_llseek
};

1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096
static int radeon_ttm_gtt_open(struct inode *inode, struct file *filep)
{
	struct radeon_device *rdev = inode->i_private;
	i_size_write(inode, rdev->mc.gtt_size);
	filep->private_data = inode->i_private;
	return 0;
}

static ssize_t radeon_ttm_gtt_read(struct file *f, char __user *buf,
				   size_t size, loff_t *pos)
{
	struct radeon_device *rdev = f->private_data;
	ssize_t result = 0;
	int r;

	while (size) {
		loff_t p = *pos / PAGE_SIZE;
		unsigned off = *pos & ~PAGE_MASK;
1097
		size_t cur_size = min_t(size_t, size, PAGE_SIZE - off);
1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132
		struct page *page;
		void *ptr;

		if (p >= rdev->gart.num_cpu_pages)
			return result;

		page = rdev->gart.pages[p];
		if (page) {
			ptr = kmap(page);
			ptr += off;

			r = copy_to_user(buf, ptr, cur_size);
			kunmap(rdev->gart.pages[p]);
		} else
			r = clear_user(buf, cur_size);

		if (r)
			return -EFAULT;

		result += cur_size;
		buf += cur_size;
		*pos += cur_size;
		size -= cur_size;
	}

	return result;
}

static const struct file_operations radeon_ttm_gtt_fops = {
	.owner = THIS_MODULE,
	.open = radeon_ttm_gtt_open,
	.read = radeon_ttm_gtt_read,
	.llseek = default_llseek
};

1133 1134 1135 1136
#endif

static int radeon_ttm_debugfs_init(struct radeon_device *rdev)
{
1137
#if defined(CONFIG_DEBUG_FS)
1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148
	unsigned count;

	struct drm_minor *minor = rdev->ddev->primary;
	struct dentry *ent, *root = minor->debugfs_root;

	ent = debugfs_create_file("radeon_vram", S_IFREG | S_IRUGO, root,
				  rdev, &radeon_ttm_vram_fops);
	if (IS_ERR(ent))
		return PTR_ERR(ent);
	rdev->mman.vram = ent;

1149 1150 1151 1152 1153 1154
	ent = debugfs_create_file("radeon_gtt", S_IFREG | S_IRUGO, root,
				  rdev, &radeon_ttm_gtt_fops);
	if (IS_ERR(ent))
		return PTR_ERR(ent);
	rdev->mman.gtt = ent;

1155
	count = ARRAY_SIZE(radeon_ttm_debugfs_list);
1156

1157
#ifdef CONFIG_SWIOTLB
1158 1159
	if (!swiotlb_nr_tbl())
		--count;
1160
#endif
1161

1162 1163 1164
	return radeon_debugfs_add_files(rdev, radeon_ttm_debugfs_list, count);
#else

1165
	return 0;
1166
#endif
1167
}
1168 1169 1170 1171 1172 1173 1174

static void radeon_ttm_debugfs_fini(struct radeon_device *rdev)
{
#if defined(CONFIG_DEBUG_FS)

	debugfs_remove(rdev->mman.vram);
	rdev->mman.vram = NULL;
1175 1176 1177

	debugfs_remove(rdev->mman.gtt);
	rdev->mman.gtt = NULL;
1178 1179
#endif
}