coresight-tmc-etf.c 14.1 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0
2 3 4 5 6
/*
 * Copyright(C) 2016 Linaro Limited. All rights reserved.
 * Author: Mathieu Poirier <mathieu.poirier@linaro.org>
 */

7
#include <linux/circ_buf.h>
8
#include <linux/coresight.h>
9
#include <linux/perf_event.h>
10
#include <linux/slab.h>
11 12
#include "coresight-priv.h"
#include "coresight-tmc.h"
13 14 15 16
#include "coresight-etm-perf.h"

static int tmc_set_etf_buffer(struct coresight_device *csdev,
			      struct perf_output_handle *handle);
17

18
static void tmc_etb_enable_hw(struct tmc_drvdata *drvdata)
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39
{
	CS_UNLOCK(drvdata->base);

	/* Wait for TMCSReady bit to be set */
	tmc_wait_for_tmcready(drvdata);

	writel_relaxed(TMC_MODE_CIRCULAR_BUFFER, drvdata->base + TMC_MODE);
	writel_relaxed(TMC_FFCR_EN_FMT | TMC_FFCR_EN_TI |
		       TMC_FFCR_FON_FLIN | TMC_FFCR_FON_TRIG_EVT |
		       TMC_FFCR_TRIGON_TRIGIN,
		       drvdata->base + TMC_FFCR);

	writel_relaxed(drvdata->trigger_cntr, drvdata->base + TMC_TRG);
	tmc_enable_hw(drvdata);

	CS_LOCK(drvdata->base);
}

static void tmc_etb_dump_hw(struct tmc_drvdata *drvdata)
{
	char *bufp;
40
	u32 read_data, lost;
41 42
	int i;

43 44
	/* Check if the buffer wrapped around. */
	lost = readl_relaxed(drvdata->base + TMC_STS) & TMC_STS_FULL;
45
	bufp = drvdata->buf;
46
	drvdata->len = 0;
47
	while (1) {
48
		for (i = 0; i < drvdata->memwidth; i++) {
49 50
			read_data = readl_relaxed(drvdata->base + TMC_RRD);
			if (read_data == 0xFFFFFFFF)
51
				goto done;
52 53
			memcpy(bufp, &read_data, 4);
			bufp += 4;
54
			drvdata->len += 4;
55 56
		}
	}
57 58 59 60
done:
	if (lost)
		coresight_insert_barrier_packet(drvdata->buf);
	return;
61 62
}

63
static void tmc_etb_disable_hw(struct tmc_drvdata *drvdata)
64 65 66 67
{
	CS_UNLOCK(drvdata->base);

	tmc_flush_and_stop(drvdata);
68 69 70 71
	/*
	 * When operating in sysFS mode the content of the buffer needs to be
	 * read before the TMC is disabled.
	 */
72
	if (drvdata->mode == CS_MODE_SYSFS)
73
		tmc_etb_dump_hw(drvdata);
74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104
	tmc_disable_hw(drvdata);

	CS_LOCK(drvdata->base);
}

static void tmc_etf_enable_hw(struct tmc_drvdata *drvdata)
{
	CS_UNLOCK(drvdata->base);

	/* Wait for TMCSReady bit to be set */
	tmc_wait_for_tmcready(drvdata);

	writel_relaxed(TMC_MODE_HARDWARE_FIFO, drvdata->base + TMC_MODE);
	writel_relaxed(TMC_FFCR_EN_FMT | TMC_FFCR_EN_TI,
		       drvdata->base + TMC_FFCR);
	writel_relaxed(0x0, drvdata->base + TMC_BUFWM);
	tmc_enable_hw(drvdata);

	CS_LOCK(drvdata->base);
}

static void tmc_etf_disable_hw(struct tmc_drvdata *drvdata)
{
	CS_UNLOCK(drvdata->base);

	tmc_flush_and_stop(drvdata);
	tmc_disable_hw(drvdata);

	CS_LOCK(drvdata->base);
}

105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122
/*
 * Return the available trace data in the buffer from @pos, with
 * a maximum limit of @len, updating the @bufpp on where to
 * find it.
 */
ssize_t tmc_etb_get_sysfs_trace(struct tmc_drvdata *drvdata,
				loff_t pos, size_t len, char **bufpp)
{
	ssize_t actual = len;

	/* Adjust the len to available size @pos */
	if (pos + actual > drvdata->len)
		actual = drvdata->len - pos;
	if (actual > 0)
		*bufpp = drvdata->buf + pos;
	return actual;
}

123
static int tmc_enable_etf_sink_sysfs(struct coresight_device *csdev)
124
{
125 126 127
	int ret = 0;
	bool used = false;
	char *buf = NULL;
128 129 130
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

131 132 133 134
	/*
	 * If we don't have a buffer release the lock and allocate memory.
	 * Otherwise keep the lock and move along.
	 */
135
	spin_lock_irqsave(&drvdata->spinlock, flags);
136
	if (!drvdata->buf) {
137
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
138 139 140 141 142 143 144 145 146 147 148 149 150 151 152

		/* Allocating the memory here while outside of the spinlock */
		buf = kzalloc(drvdata->size, GFP_KERNEL);
		if (!buf)
			return -ENOMEM;

		/* Let's try again */
		spin_lock_irqsave(&drvdata->spinlock, flags);
	}

	if (drvdata->reading) {
		ret = -EBUSY;
		goto out;
	}

153 154 155 156 157
	/*
	 * In sysFS mode we can have multiple writers per sink.  Since this
	 * sink is already enabled no memory is needed and the HW need not be
	 * touched.
	 */
158
	if (drvdata->mode == CS_MODE_SYSFS)
159 160
		goto out;

161 162 163 164 165 166 167 168 169 170 171 172 173 174
	/*
	 * If drvdata::buf isn't NULL, memory was allocated for a previous
	 * trace run but wasn't read.  If so simply zero-out the memory.
	 * Otherwise use the memory allocated above.
	 *
	 * The memory is freed when users read the buffer using the
	 * /dev/xyz.{etf|etb} interface.  See tmc_read_unprepare_etf() for
	 * details.
	 */
	if (drvdata->buf) {
		memset(drvdata->buf, 0, drvdata->size);
	} else {
		used = true;
		drvdata->buf = buf;
175 176
	}

177
	drvdata->mode = CS_MODE_SYSFS;
178
	tmc_etb_enable_hw(drvdata);
179
out:
180 181
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

182
	/* Free memory outside the spinlock if need be */
183
	if (!used)
184 185 186
		kfree(buf);

	return ret;
187 188
}

189
static int tmc_enable_etf_sink_perf(struct coresight_device *csdev, void *data)
190 191 192 193
{
	int ret = 0;
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);
194
	struct perf_output_handle *handle = data;
195 196 197 198 199 200 201 202 203 204 205 206

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		ret = -EINVAL;
		goto out;
	}

	/*
	 * In Perf mode there can be only one writer per sink.  There
	 * is also no need to continue if the ETB/ETR is already operated
	 * from sysFS.
	 */
207
	if (drvdata->mode != CS_MODE_DISABLED) {
208 209 210 211
		ret = -EINVAL;
		goto out;
	}

212 213 214 215 216
	ret = tmc_set_etf_buffer(csdev, handle);
	if (!ret) {
		drvdata->mode = CS_MODE_PERF;
		tmc_etb_enable_hw(drvdata);
	}
217 218 219 220 221 222
out:
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

	return ret;
}

223 224
static int tmc_enable_etf_sink(struct coresight_device *csdev,
			       u32 mode, void *data)
225
{
226 227 228
	int ret;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

229 230
	switch (mode) {
	case CS_MODE_SYSFS:
231 232
		ret = tmc_enable_etf_sink_sysfs(csdev);
		break;
233
	case CS_MODE_PERF:
234
		ret = tmc_enable_etf_sink_perf(csdev, data);
235 236 237 238 239
		break;
	/* We shouldn't be here */
	default:
		ret = -EINVAL;
		break;
240 241
	}

242 243 244
	if (ret)
		return ret;

245
	dev_dbg(drvdata->dev, "TMC-ETB/ETF enabled\n");
246
	return 0;
247 248
}

249 250 251 252 253 254 255 256 257 258 259
static void tmc_disable_etf_sink(struct coresight_device *csdev)
{
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return;
	}

260
	/* Disable the TMC only if it needs to */
261
	if (drvdata->mode != CS_MODE_DISABLED) {
262
		tmc_etb_disable_hw(drvdata);
263 264
		drvdata->mode = CS_MODE_DISABLED;
	}
265

266 267
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

268
	dev_dbg(drvdata->dev, "TMC-ETB/ETF disabled\n");
269 270 271 272 273 274 275 276 277 278 279 280 281 282 283
}

static int tmc_enable_etf_link(struct coresight_device *csdev,
			       int inport, int outport)
{
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return -EBUSY;
	}

	tmc_etf_enable_hw(drvdata);
284
	drvdata->mode = CS_MODE_SYSFS;
285 286
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

287
	dev_dbg(drvdata->dev, "TMC-ETF enabled\n");
288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303
	return 0;
}

static void tmc_disable_etf_link(struct coresight_device *csdev,
				 int inport, int outport)
{
	unsigned long flags;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	spin_lock_irqsave(&drvdata->spinlock, flags);
	if (drvdata->reading) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return;
	}

	tmc_etf_disable_hw(drvdata);
304
	drvdata->mode = CS_MODE_DISABLED;
305 306
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

307
	dev_dbg(drvdata->dev, "TMC-ETF disabled\n");
308 309
}

310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339
static void *tmc_alloc_etf_buffer(struct coresight_device *csdev, int cpu,
				  void **pages, int nr_pages, bool overwrite)
{
	int node;
	struct cs_buffers *buf;

	if (cpu == -1)
		cpu = smp_processor_id();
	node = cpu_to_node(cpu);

	/* Allocate memory structure for interaction with Perf */
	buf = kzalloc_node(sizeof(struct cs_buffers), GFP_KERNEL, node);
	if (!buf)
		return NULL;

	buf->snapshot = overwrite;
	buf->nr_pages = nr_pages;
	buf->data_pages = pages;

	return buf;
}

static void tmc_free_etf_buffer(void *config)
{
	struct cs_buffers *buf = config;

	kfree(buf);
}

static int tmc_set_etf_buffer(struct coresight_device *csdev,
340
			      struct perf_output_handle *handle)
341 342 343
{
	int ret = 0;
	unsigned long head;
344 345 346 347
	struct cs_buffers *buf = etm_perf_sink_config(handle);

	if (!buf)
		return -EINVAL;
348 349 350 351 352 353 354 355 356 357 358 359 360 361 362

	/* wrap head around to the amount of space we have */
	head = handle->head & ((buf->nr_pages << PAGE_SHIFT) - 1);

	/* find the page to write to */
	buf->cur = head / PAGE_SIZE;

	/* and offset within that page */
	buf->offset = head % PAGE_SIZE;

	local_set(&buf->data_size, 0);

	return ret;
}

363
static unsigned long tmc_update_etf_buffer(struct coresight_device *csdev,
364 365 366
				  struct perf_output_handle *handle,
				  void *sink_config)
{
367
	bool lost = false;
368
	int i, cur;
369
	const u32 *barrier;
370
	u32 *buf_ptr;
371
	u64 read_ptr, write_ptr;
372 373
	u32 status;
	unsigned long offset, to_read;
374 375 376 377
	struct cs_buffers *buf = sink_config;
	struct tmc_drvdata *drvdata = dev_get_drvdata(csdev->dev.parent);

	if (!buf)
378
		return 0;
379 380

	/* This shouldn't happen */
381
	if (WARN_ON_ONCE(drvdata->mode != CS_MODE_PERF))
382
		return 0;
383 384 385 386 387

	CS_UNLOCK(drvdata->base);

	tmc_flush_and_stop(drvdata);

388 389
	read_ptr = tmc_read_rrp(drvdata);
	write_ptr = tmc_read_rwp(drvdata);
390 391 392 393 394 395 396

	/*
	 * Get a hold of the status register and see if a wrap around
	 * has occurred.  If so adjust things accordingly.
	 */
	status = readl_relaxed(drvdata->base + TMC_STS);
	if (status & TMC_STS_FULL) {
397
		lost = true;
398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440
		to_read = drvdata->size;
	} else {
		to_read = CIRC_CNT(write_ptr, read_ptr, drvdata->size);
	}

	/*
	 * The TMC RAM buffer may be bigger than the space available in the
	 * perf ring buffer (handle->size).  If so advance the RRP so that we
	 * get the latest trace data.
	 */
	if (to_read > handle->size) {
		u32 mask = 0;

		/*
		 * The value written to RRP must be byte-address aligned to
		 * the width of the trace memory databus _and_ to a frame
		 * boundary (16 byte), whichever is the biggest. For example,
		 * for 32-bit, 64-bit and 128-bit wide trace memory, the four
		 * LSBs must be 0s. For 256-bit wide trace memory, the five
		 * LSBs must be 0s.
		 */
		switch (drvdata->memwidth) {
		case TMC_MEM_INTF_WIDTH_32BITS:
		case TMC_MEM_INTF_WIDTH_64BITS:
		case TMC_MEM_INTF_WIDTH_128BITS:
			mask = GENMASK(31, 5);
			break;
		case TMC_MEM_INTF_WIDTH_256BITS:
			mask = GENMASK(31, 6);
			break;
		}

		/*
		 * Make sure the new size is aligned in accordance with the
		 * requirement explained above.
		 */
		to_read = handle->size & mask;
		/* Move the RAM read pointer up */
		read_ptr = (write_ptr + drvdata->size) - to_read;
		/* Make sure we are still within our limits */
		if (read_ptr > (drvdata->size - 1))
			read_ptr -= drvdata->size;
		/* Tell the HW */
441
		tmc_write_rrp(drvdata, read_ptr);
442
		lost = true;
443 444
	}

445 446 447
	if (lost)
		perf_aux_output_flag(handle, PERF_AUX_FLAG_TRUNCATED);

448 449
	cur = buf->cur;
	offset = buf->offset;
450
	barrier = barrier_pkt;
451 452 453 454 455 456

	/* for every byte to read */
	for (i = 0; i < to_read; i += 4) {
		buf_ptr = buf->data_pages[cur] + offset;
		*buf_ptr = readl_relaxed(drvdata->base + TMC_RRD);

457 458 459 460 461
		if (lost && *barrier) {
			*buf_ptr = *barrier;
			barrier++;
		}

462 463 464 465 466 467 468 469 470
		offset += 4;
		if (offset >= PAGE_SIZE) {
			offset = 0;
			cur++;
			/* wrap around at the end of the buffer */
			cur &= buf->nr_pages - 1;
		}
	}

471 472 473 474 475
	/* In snapshot mode we have to update the head */
	if (buf->snapshot) {
		handle->head = (cur * PAGE_SIZE) + offset;
		to_read = buf->nr_pages << PAGE_SHIFT;
	}
476
	CS_LOCK(drvdata->base);
477 478

	return to_read;
479 480
}

481 482 483
static const struct coresight_ops_sink tmc_etf_sink_ops = {
	.enable		= tmc_enable_etf_sink,
	.disable	= tmc_disable_etf_sink,
484 485 486
	.alloc_buffer	= tmc_alloc_etf_buffer,
	.free_buffer	= tmc_free_etf_buffer,
	.update_buffer	= tmc_update_etf_buffer,
487 488 489 490 491 492 493 494 495 496 497 498 499 500 501
};

static const struct coresight_ops_link tmc_etf_link_ops = {
	.enable		= tmc_enable_etf_link,
	.disable	= tmc_disable_etf_link,
};

const struct coresight_ops tmc_etb_cs_ops = {
	.sink_ops	= &tmc_etf_sink_ops,
};

const struct coresight_ops tmc_etf_cs_ops = {
	.sink_ops	= &tmc_etf_sink_ops,
	.link_ops	= &tmc_etf_link_ops,
};
502 503 504 505 506 507 508 509 510 511 512 513 514 515

int tmc_read_prepare_etb(struct tmc_drvdata *drvdata)
{
	enum tmc_mode mode;
	int ret = 0;
	unsigned long flags;

	/* config types are set a boot time and never change */
	if (WARN_ON_ONCE(drvdata->config_type != TMC_CONFIG_TYPE_ETB &&
			 drvdata->config_type != TMC_CONFIG_TYPE_ETF))
		return -EINVAL;

	spin_lock_irqsave(&drvdata->spinlock, flags);

516 517 518 519 520
	if (drvdata->reading) {
		ret = -EBUSY;
		goto out;
	}

521 522 523 524 525 526 527
	/* There is no point in reading a TMC in HW FIFO mode */
	mode = readl_relaxed(drvdata->base + TMC_MODE);
	if (mode != TMC_MODE_CIRCULAR_BUFFER) {
		ret = -EINVAL;
		goto out;
	}

528
	/* Don't interfere if operated from Perf */
529
	if (drvdata->mode == CS_MODE_PERF) {
530 531 532 533
		ret = -EINVAL;
		goto out;
	}

534 535 536 537 538 539
	/* If drvdata::buf is NULL the trace data has been read already */
	if (drvdata->buf == NULL) {
		ret = -EINVAL;
		goto out;
	}

540
	/* Disable the TMC if need be */
541
	if (drvdata->mode == CS_MODE_SYSFS)
542 543 544 545 546 547 548 549 550 551 552
		tmc_etb_disable_hw(drvdata);

	drvdata->reading = true;
out:
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

	return ret;
}

int tmc_read_unprepare_etb(struct tmc_drvdata *drvdata)
{
553
	char *buf = NULL;
554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571
	enum tmc_mode mode;
	unsigned long flags;

	/* config types are set a boot time and never change */
	if (WARN_ON_ONCE(drvdata->config_type != TMC_CONFIG_TYPE_ETB &&
			 drvdata->config_type != TMC_CONFIG_TYPE_ETF))
		return -EINVAL;

	spin_lock_irqsave(&drvdata->spinlock, flags);

	/* There is no point in reading a TMC in HW FIFO mode */
	mode = readl_relaxed(drvdata->base + TMC_MODE);
	if (mode != TMC_MODE_CIRCULAR_BUFFER) {
		spin_unlock_irqrestore(&drvdata->spinlock, flags);
		return -EINVAL;
	}

	/* Re-enable the TMC if need be */
572
	if (drvdata->mode == CS_MODE_SYSFS) {
573 574 575 576 577 578 579 580 581
		/*
		 * The trace run will continue with the same allocated trace
		 * buffer. As such zero-out the buffer so that we don't end
		 * up with stale data.
		 *
		 * Since the tracer is still enabled drvdata::buf
		 * can't be NULL.
		 */
		memset(drvdata->buf, 0, drvdata->size);
582
		tmc_etb_enable_hw(drvdata);
583 584 585 586 587 588 589 590
	} else {
		/*
		 * The ETB/ETF is not tracing and the buffer was just read.
		 * As such prepare to free the trace buffer.
		 */
		buf = drvdata->buf;
		drvdata->buf = NULL;
	}
591 592 593 594

	drvdata->reading = false;
	spin_unlock_irqrestore(&drvdata->spinlock, flags);

595 596 597 598 599 600
	/*
	 * Free allocated memory outside of the spinlock.  There is no need
	 * to assert the validity of 'buf' since calling kfree(NULL) is safe.
	 */
	kfree(buf);

601 602
	return 0;
}