exynos5440.dtsi 5.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
/*
 * SAMSUNG EXYNOS5440 SoC device tree source
 *
 * Copyright (c) 2012 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

/include/ "skeleton.dtsi"

/ {
	compatible = "samsung,exynos5440";

	interrupt-parent = <&gic>;

19 20 21 22
	aliases {
		spi0 = &spi_0;
	};

23 24 25 26 27 28
	clock: clock-controller@0x160000 {
		compatible = "samsung,exynos5440-clock";
		reg = <0x160000 0x1000>;
		#clock-cells = <1>;
	};

29 30 31 32
	gic:interrupt-controller@2E0000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
33 34 35 36 37
		reg =	<0x2E1000 0x1000>,
			<0x2E2000 0x1000>,
			<0x2E4000 0x2000>,
			<0x2E6000 0x2000>;
		interrupts = <1 9 0xf04>;
38 39 40
	};

	cpus {
41 42 43
		#address-cells = <1>;
		#size-cells = <0>;

44 45
		cpu@0 {
			compatible = "arm,cortex-a15";
46
			reg = <0>;
47 48 49
		};
		cpu@1 {
			compatible = "arm,cortex-a15";
50
			reg = <1>;
51 52 53
		};
		cpu@2 {
			compatible = "arm,cortex-a15";
54
			reg = <2>;
55 56 57
		};
		cpu@3 {
			compatible = "arm,cortex-a15";
58
			reg = <3>;
59 60 61
		};
	};

62 63 64 65 66 67 68 69
	arm-pmu {
		compatible = "arm,cortex-a15-pmu", "arm,cortex-a9-pmu";
		interrupts = <0 52 4>,
			     <0 53 4>,
			     <0 54 4>,
			     <0 55 4>;
	};

70 71 72 73 74 75 76 77 78 79
	timer {
		compatible = "arm,cortex-a15-timer",
			     "arm,armv7-timer";
		interrupts = <1 13 0xf08>,
			     <1 14 0xf08>,
			     <1 11 0xf08>,
			     <1 10 0xf08>;
		clock-frequency = <50000000>;
	};

80 81 82 83 84 85
	cpufreq@160000 {
		compatible = "samsung,exynos5440-cpufreq";
		reg = <0x160000 0x1000>;
		interrupts = <0 57 0>;
		operating-points = <
				/* KHz	  uV */
86 87 88
				1500000 1100000
				1400000 1075000
				1300000 1050000
89
				1200000 1025000
90
				1100000 1000000
91
				1000000 975000
92
				900000  950000
93 94 95 96
				800000  925000
		>;
	};

97 98 99 100
	serial@B0000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0xB0000 0x1000>;
		interrupts = <0 2 0>;
101 102
		clocks = <&clock 21>, <&clock 21>;
		clock-names = "uart", "clk_uart_baud0";
103 104 105 106 107 108
	};

	serial@C0000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0xC0000 0x1000>;
		interrupts = <0 3 0>;
109 110
		clocks = <&clock 21>, <&clock 21>;
		clock-names = "uart", "clk_uart_baud0";
111 112
	};

113 114 115
	spi_0: spi@D0000 {
		compatible = "samsung,exynos5440-spi";
		reg = <0xD0000 0x100>;
116 117 118
		interrupts = <0 4 0>;
		#address-cells = <1>;
		#size-cells = <0>;
119 120
		samsung,spi-src-clk = <0>;
		num-cs = <1>;
121 122
		clocks = <&clock 21>, <&clock 16>;
		clock-names = "spi", "spi_busclk0";
123 124 125
	};

	pinctrl {
126
		compatible = "samsung,exynos5440-pinctrl";
127
		reg = <0xE0000 0x1000>;
128 129
		interrupts = <0 37 0>, <0 38 0>, <0 39 0>, <0 40 0>,
			     <0 41 0>, <0 42 0>, <0 43 0>, <0 44 0>;
130 131
		interrupt-controller;
		#interrupt-cells = <2>;
132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148
		#gpio-cells = <2>;

		fan: fan {
			samsung,exynos5440-pin-function = <1>;
		};

		hdd_led0: hdd_led0 {
			samsung,exynos5440-pin-function = <2>;
		};

		hdd_led1: hdd_led1 {
			samsung,exynos5440-pin-function = <3>;
		};

		uart1: uart1 {
			samsung,exynos5440-pin-function = <4>;
		};
149 150 151
	};

	i2c@F0000 {
152
		compatible = "samsung,exynos5440-i2c";
153 154 155 156
		reg = <0xF0000 0x1000>;
		interrupts = <0 5 0>;
		#address-cells = <1>;
		#size-cells = <0>;
157 158
		clocks = <&clock 21>;
		clock-names = "i2c";
159 160 161
	};

	i2c@100000 {
162
		compatible = "samsung,exynos5440-i2c";
163 164 165 166
		reg = <0x100000 0x1000>;
		interrupts = <0 6 0>;
		#address-cells = <1>;
		#size-cells = <0>;
167 168
		clocks = <&clock 21>;
		clock-names = "i2c";
169 170 171 172 173 174
	};

	watchdog {
		compatible = "samsung,s3c2410-wdt";
		reg = <0x110000 0x1000>;
		interrupts = <0 1 0>;
175 176
		clocks = <&clock 21>;
		clock-names = "watchdog";
177 178
	};

179 180 181 182 183 184 185
	gmac: ethernet@00230000 {
		compatible = "snps,dwmac-3.70a";
		reg = <0x00230000 0x8000>;
		interrupt-parent = <&gic>;
		interrupts = <0 31 4>;
		interrupt-names = "macirq";
		phy-mode = "sgmii";
186
		clocks = <&clock 25>;
187 188 189
		clock-names = "stmmaceth";
	};

190 191 192 193 194 195 196
	amba {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "arm,amba-bus";
		interrupt-parent = <&gic>;
		ranges;

197
		pdma0: pdma@00121000 {
198
			compatible = "arm,pl330", "arm,primecell";
199 200 201
			reg = <0x121000 0x1000>;
			interrupts = <0 46 0>;
			clocks = <&clock 8>;
202
			clock-names = "apb_pclk";
203 204 205
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
206 207
		};

208
		pdma1: pdma@00120000 {
209
			compatible = "arm,pl330", "arm,primecell";
210 211 212
			reg = <0x120000 0x1000>;
			interrupts = <0 47 0>;
			clocks = <&clock 8>;
213
			clock-names = "apb_pclk";
214 215 216
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
217 218 219 220 221 222
		};
	};

	rtc {
		compatible = "samsung,s3c6410-rtc";
		reg = <0x130000 0x1000>;
223
		interrupts = <0 17 0>, <0 16 0>;
224 225
		clocks = <&clock 21>;
		clock-names = "rtc";
226
	};
227 228 229 230 231 232 233 234 235

	sata@210000 {
		compatible = "snps,exynos5440-ahci";
		reg = <0x210000 0x10000>;
		interrupts = <0 30 0>;
		clocks = <&clock 23>;
		clock-names = "sata";
	};

236 237 238 239 240 241 242 243 244 245 246 247 248 249 250
	ohci@220000 {
		compatible = "samsung,exynos5440-ohci";
		reg = <0x220000 0x1000>;
		interrupts = <0 29 0>;
		clocks = <&clock 24>;
		clock-names = "usbhost";
	};

	ehci@221000 {
		compatible = "samsung,exynos5440-ehci";
		reg = <0x221000 0x1000>;
		interrupts = <0 29 0>;
		clocks = <&clock 24>;
		clock-names = "usbhost";
	};
251
};