s3c2410.c 32.5 KB
Newer Older
1
/*
2 3
 * Copyright © 2004-2008 Simtec Electronics
 *	http://armlinux.simtec.co.uk/
B
Ben Dooks 已提交
4
 *	Ben Dooks <ben@simtec.co.uk>
L
Linus Torvalds 已提交
5
 *
6
 * Samsung S3C2410/S3C2440/S3C2412 NAND driver
L
Linus Torvalds 已提交
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
*/

23 24
#define pr_fmt(fmt) "nand-s3c2410: " fmt

L
Linus Torvalds 已提交
25 26 27 28 29 30 31 32
#ifdef CONFIG_MTD_NAND_S3C2410_DEBUG
#define DEBUG
#endif

#include <linux/module.h>
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/string.h>
33
#include <linux/io.h>
L
Linus Torvalds 已提交
34
#include <linux/ioport.h>
35
#include <linux/platform_device.h>
L
Linus Torvalds 已提交
36 37
#include <linux/delay.h>
#include <linux/err.h>
T
Tim Schmielau 已提交
38
#include <linux/slab.h>
39
#include <linux/clk.h>
40
#include <linux/cpufreq.h>
41 42
#include <linux/of.h>
#include <linux/of_device.h>
L
Linus Torvalds 已提交
43 44

#include <linux/mtd/mtd.h>
45
#include <linux/mtd/rawnand.h>
L
Linus Torvalds 已提交
46 47 48
#include <linux/mtd/nand_ecc.h>
#include <linux/mtd/partitions.h>

49
#include <linux/platform_data/mtd-nand-s3c2410.h>
L
Linus Torvalds 已提交
50

51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
#define S3C2410_NFREG(x) (x)

#define S3C2410_NFCONF		S3C2410_NFREG(0x00)
#define S3C2410_NFCMD		S3C2410_NFREG(0x04)
#define S3C2410_NFADDR		S3C2410_NFREG(0x08)
#define S3C2410_NFDATA		S3C2410_NFREG(0x0C)
#define S3C2410_NFSTAT		S3C2410_NFREG(0x10)
#define S3C2410_NFECC		S3C2410_NFREG(0x14)
#define S3C2440_NFCONT		S3C2410_NFREG(0x04)
#define S3C2440_NFCMD		S3C2410_NFREG(0x08)
#define S3C2440_NFADDR		S3C2410_NFREG(0x0C)
#define S3C2440_NFDATA		S3C2410_NFREG(0x10)
#define S3C2440_NFSTAT		S3C2410_NFREG(0x20)
#define S3C2440_NFMECC0		S3C2410_NFREG(0x2C)
#define S3C2412_NFSTAT		S3C2410_NFREG(0x28)
#define S3C2412_NFMECC0		S3C2410_NFREG(0x34)
#define S3C2410_NFCONF_EN		(1<<15)
#define S3C2410_NFCONF_INITECC		(1<<12)
#define S3C2410_NFCONF_nFCE		(1<<11)
#define S3C2410_NFCONF_TACLS(x)		((x)<<8)
#define S3C2410_NFCONF_TWRPH0(x)	((x)<<4)
#define S3C2410_NFCONF_TWRPH1(x)	((x)<<0)
#define S3C2410_NFSTAT_BUSY		(1<<0)
#define S3C2440_NFCONF_TACLS(x)		((x)<<12)
#define S3C2440_NFCONF_TWRPH0(x)	((x)<<8)
#define S3C2440_NFCONF_TWRPH1(x)	((x)<<4)
#define S3C2440_NFCONT_INITECC		(1<<4)
#define S3C2440_NFCONT_nFCE		(1<<1)
#define S3C2440_NFCONT_ENABLE		(1<<0)
#define S3C2440_NFSTAT_READY		(1<<0)
#define S3C2412_NFCONF_NANDBOOT		(1<<31)
#define S3C2412_NFCONT_INIT_MAIN_ECC	(1<<5)
#define S3C2412_NFCONT_nFCE0		(1<<1)
#define S3C2412_NFSTAT_READY		(1<<0)

L
Linus Torvalds 已提交
86 87
/* new oob placement block for use with hardware ecc generation
 */
88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110
static int s3c2410_ooblayout_ecc(struct mtd_info *mtd, int section,
				 struct mtd_oob_region *oobregion)
{
	if (section)
		return -ERANGE;

	oobregion->offset = 0;
	oobregion->length = 3;

	return 0;
}

static int s3c2410_ooblayout_free(struct mtd_info *mtd, int section,
				  struct mtd_oob_region *oobregion)
{
	if (section)
		return -ERANGE;

	oobregion->offset = 8;
	oobregion->length = 8;

	return 0;
}
L
Linus Torvalds 已提交
111

112 113 114
static const struct mtd_ooblayout_ops s3c2410_ooblayout_ops = {
	.ecc = s3c2410_ooblayout_ecc,
	.free = s3c2410_ooblayout_free,
L
Linus Torvalds 已提交
115 116 117 118 119 120
};

/* controller and mtd information */

struct s3c2410_nand_info;

121 122 123 124 125 126 127
/**
 * struct s3c2410_nand_mtd - driver MTD structure
 * @mtd: The MTD instance to pass to the MTD layer.
 * @chip: The NAND chip information.
 * @set: The platform information supplied for this set of NAND chips.
 * @info: Link back to the hardware information.
*/
L
Linus Torvalds 已提交
128 129 130 131 132 133
struct s3c2410_nand_mtd {
	struct nand_chip		chip;
	struct s3c2410_nand_set		*set;
	struct s3c2410_nand_info	*info;
};

134 135 136 137 138 139
enum s3c_cpu_type {
	TYPE_S3C2410,
	TYPE_S3C2412,
	TYPE_S3C2440,
};

140 141 142 143 144 145
enum s3c_nand_clk_state {
	CLOCK_DISABLE	= 0,
	CLOCK_ENABLE,
	CLOCK_SUSPEND,
};

L
Linus Torvalds 已提交
146 147
/* overview of the s3c2410 nand state */

148 149 150 151 152 153
/**
 * struct s3c2410_nand_info - NAND controller state.
 * @mtds: An array of MTD instances on this controoler.
 * @platform: The platform data for this board.
 * @device: The platform device we bound to.
 * @clk: The clock resource for this controller.
154
 * @regs: The area mapped for the hardware registers.
155 156 157 158 159
 * @sel_reg: Pointer to the register controlling the NAND selection.
 * @sel_bit: The bit in @sel_reg to select the NAND chip.
 * @mtd_count: The number of MTDs created from this controller.
 * @save_sel: The contents of @sel_reg to be saved over suspend.
 * @clk_rate: The clock rate from @clk.
160
 * @clk_state: The current clock state.
161 162
 * @cpu_type: The exact type of this controller.
 */
L
Linus Torvalds 已提交
163 164
struct s3c2410_nand_info {
	/* mtd info */
165
	struct nand_controller		controller;
L
Linus Torvalds 已提交
166 167 168 169 170 171
	struct s3c2410_nand_mtd		*mtds;
	struct s3c2410_platform_nand	*platform;

	/* device info */
	struct device			*device;
	struct clk			*clk;
B
Ben Dooks 已提交
172
	void __iomem			*regs;
173 174
	void __iomem			*sel_reg;
	int				sel_bit;
L
Linus Torvalds 已提交
175
	int				mtd_count;
176
	unsigned long			save_sel;
177
	unsigned long			clk_rate;
178
	enum s3c_nand_clk_state		clk_state;
179

180
	enum s3c_cpu_type		cpu_type;
181

182
#ifdef CONFIG_ARM_S3C24XX_CPUFREQ
183 184
	struct notifier_block	freq_transition;
#endif
L
Linus Torvalds 已提交
185 186
};

187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202
struct s3c24XX_nand_devtype_data {
	enum s3c_cpu_type type;
};

static const struct s3c24XX_nand_devtype_data s3c2410_nand_devtype_data = {
	.type = TYPE_S3C2410,
};

static const struct s3c24XX_nand_devtype_data s3c2412_nand_devtype_data = {
	.type = TYPE_S3C2412,
};

static const struct s3c24XX_nand_devtype_data s3c2440_nand_devtype_data = {
	.type = TYPE_S3C2440,
};

L
Linus Torvalds 已提交
203 204 205 206
/* conversion functions */

static struct s3c2410_nand_mtd *s3c2410_nand_mtd_toours(struct mtd_info *mtd)
{
207 208
	return container_of(mtd_to_nand(mtd), struct s3c2410_nand_mtd,
			    chip);
L
Linus Torvalds 已提交
209 210 211 212 213 214 215
}

static struct s3c2410_nand_info *s3c2410_nand_mtd_toinfo(struct mtd_info *mtd)
{
	return s3c2410_nand_mtd_toours(mtd)->info;
}

216
static struct s3c2410_nand_info *to_nand_info(struct platform_device *dev)
L
Linus Torvalds 已提交
217
{
218
	return platform_get_drvdata(dev);
L
Linus Torvalds 已提交
219 220
}

221
static struct s3c2410_platform_nand *to_nand_plat(struct platform_device *dev)
L
Linus Torvalds 已提交
222
{
J
Jingoo Han 已提交
223
	return dev_get_platdata(&dev->dev);
L
Linus Torvalds 已提交
224 225
}

226
static inline int allow_clk_suspend(struct s3c2410_nand_info *info)
227
{
228 229 230 231 232
#ifdef CONFIG_MTD_NAND_S3C2410_CLKSTOP
	return 1;
#else
	return 0;
#endif
233 234
}

235 236 237 238 239 240 241 242 243 244 245 246 247
/**
 * s3c2410_nand_clk_set_state - Enable, disable or suspend NAND clock.
 * @info: The controller instance.
 * @new_state: State to which clock should be set.
 */
static void s3c2410_nand_clk_set_state(struct s3c2410_nand_info *info,
		enum s3c_nand_clk_state new_state)
{
	if (!allow_clk_suspend(info) && new_state == CLOCK_SUSPEND)
		return;

	if (info->clk_state == CLOCK_ENABLE) {
		if (new_state != CLOCK_ENABLE)
248
			clk_disable_unprepare(info->clk);
249 250
	} else {
		if (new_state == CLOCK_ENABLE)
251
			clk_prepare_enable(info->clk);
252 253 254 255 256
	}

	info->clk_state = new_state;
}

L
Linus Torvalds 已提交
257 258
/* timing calculations */

259
#define NS_IN_KHZ 1000000
L
Linus Torvalds 已提交
260

261 262 263 264 265 266 267 268
/**
 * s3c_nand_calc_rate - calculate timing data.
 * @wanted: The cycle time in nanoseconds.
 * @clk: The clock rate in kHz.
 * @max: The maximum divider value.
 *
 * Calculate the timing value from the given parameters.
 */
269
static int s3c_nand_calc_rate(int wanted, unsigned long clk, int max)
L
Linus Torvalds 已提交
270 271 272
{
	int result;

273
	result = DIV_ROUND_UP((wanted * clk), NS_IN_KHZ);
L
Linus Torvalds 已提交
274 275 276 277

	pr_debug("result %d from %ld, %d\n", result, clk, wanted);

	if (result > max) {
278 279
		pr_err("%d ns is too big for current clock rate %ld\n",
			wanted, clk);
L
Linus Torvalds 已提交
280 281 282 283 284 285 286 287 288
		return -1;
	}

	if (result < 1)
		result = 1;

	return result;
}

289
#define to_ns(ticks, clk) (((ticks) * NS_IN_KHZ) / (unsigned int)(clk))
L
Linus Torvalds 已提交
290 291 292

/* controller setup */

293 294 295 296 297 298 299 300
/**
 * s3c2410_nand_setrate - setup controller timing information.
 * @info: The controller instance.
 *
 * Given the information supplied by the platform, calculate and set
 * the necessary timing registers in the hardware to generate the
 * necessary timing cycles to the hardware.
 */
301
static int s3c2410_nand_setrate(struct s3c2410_nand_info *info)
L
Linus Torvalds 已提交
302
{
303
	struct s3c2410_platform_nand *plat = info->platform;
304
	int tacls_max = (info->cpu_type == TYPE_S3C2412) ? 8 : 4;
305
	int tacls, twrph0, twrph1;
306
	unsigned long clkrate = clk_get_rate(info->clk);
307
	unsigned long uninitialized_var(set), cfg, uninitialized_var(mask);
308
	unsigned long flags;
L
Linus Torvalds 已提交
309 310 311

	/* calculate the timing information for the controller */

312
	info->clk_rate = clkrate;
313 314
	clkrate /= 1000;	/* turn clock into kHz for ease of use */

L
Linus Torvalds 已提交
315
	if (plat != NULL) {
316 317 318
		tacls = s3c_nand_calc_rate(plat->tacls, clkrate, tacls_max);
		twrph0 = s3c_nand_calc_rate(plat->twrph0, clkrate, 8);
		twrph1 = s3c_nand_calc_rate(plat->twrph1, clkrate, 8);
L
Linus Torvalds 已提交
319 320
	} else {
		/* default timings */
321
		tacls = tacls_max;
L
Linus Torvalds 已提交
322 323 324
		twrph0 = 8;
		twrph1 = 8;
	}
325

L
Linus Torvalds 已提交
326
	if (tacls < 0 || twrph0 < 0 || twrph1 < 0) {
327
		dev_err(info->device, "cannot get suitable timings\n");
L
Linus Torvalds 已提交
328 329 330
		return -EINVAL;
	}

331
	dev_info(info->device, "Tacls=%d, %dns Twrph0=%d %dns, Twrph1=%d %dns\n",
332 333
		tacls, to_ns(tacls, clkrate), twrph0, to_ns(twrph0, clkrate),
						twrph1, to_ns(twrph1, clkrate));
L
Linus Torvalds 已提交
334

335 336 337 338 339 340 341 342 343 344 345 346 347
	switch (info->cpu_type) {
	case TYPE_S3C2410:
		mask = (S3C2410_NFCONF_TACLS(3) |
			S3C2410_NFCONF_TWRPH0(7) |
			S3C2410_NFCONF_TWRPH1(7));
		set = S3C2410_NFCONF_EN;
		set |= S3C2410_NFCONF_TACLS(tacls - 1);
		set |= S3C2410_NFCONF_TWRPH0(twrph0 - 1);
		set |= S3C2410_NFCONF_TWRPH1(twrph1 - 1);
		break;

	case TYPE_S3C2440:
	case TYPE_S3C2412:
348 349 350
		mask = (S3C2440_NFCONF_TACLS(tacls_max - 1) |
			S3C2440_NFCONF_TWRPH0(7) |
			S3C2440_NFCONF_TWRPH1(7));
351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369

		set = S3C2440_NFCONF_TACLS(tacls - 1);
		set |= S3C2440_NFCONF_TWRPH0(twrph0 - 1);
		set |= S3C2440_NFCONF_TWRPH1(twrph1 - 1);
		break;

	default:
		BUG();
	}

	local_irq_save(flags);

	cfg = readl(info->regs + S3C2410_NFCONF);
	cfg &= ~mask;
	cfg |= set;
	writel(cfg, info->regs + S3C2410_NFCONF);

	local_irq_restore(flags);

370 371
	dev_dbg(info->device, "NF_CONF is 0x%lx\n", cfg);

372 373 374
	return 0;
}

375 376 377 378 379 380 381
/**
 * s3c2410_nand_inithw - basic hardware initialisation
 * @info: The hardware state.
 *
 * Do the basic initialisation of the hardware, using s3c2410_nand_setrate()
 * to setup the hardware access speeds and set the controller to be enabled.
*/
382 383 384 385 386 387 388 389
static int s3c2410_nand_inithw(struct s3c2410_nand_info *info)
{
	int ret;

	ret = s3c2410_nand_setrate(info);
	if (ret < 0)
		return ret;

390 391
	switch (info->cpu_type) {
	case TYPE_S3C2410:
392
	default:
393 394
		break;

395 396
	case TYPE_S3C2440:
	case TYPE_S3C2412:
397 398
		/* enable the controller and de-assert nFCE */

399
		writel(S3C2440_NFCONT_ENABLE, info->regs + S3C2440_NFCONT);
B
Ben Dooks 已提交
400
	}
L
Linus Torvalds 已提交
401 402 403 404

	return 0;
}

405 406 407 408 409 410 411 412 413 414 415 416 417
/**
 * s3c2410_nand_select_chip - select the given nand chip
 * @mtd: The MTD instance for this chip.
 * @chip: The chip number.
 *
 * This is called by the MTD layer to either select a given chip for the
 * @mtd instance, or to indicate that the access has finished and the
 * chip can be de-selected.
 *
 * The routine ensures that the nFCE line is correctly setup, and any
 * platform specific selection code is called to route nFCE to the specific
 * chip.
 */
L
Linus Torvalds 已提交
418 419 420
static void s3c2410_nand_select_chip(struct mtd_info *mtd, int chip)
{
	struct s3c2410_nand_info *info;
421
	struct s3c2410_nand_mtd *nmtd;
422
	struct nand_chip *this = mtd_to_nand(mtd);
L
Linus Torvalds 已提交
423 424
	unsigned long cur;

425
	nmtd = nand_get_controller_data(this);
L
Linus Torvalds 已提交
426 427
	info = nmtd->info;

428 429
	if (chip != -1)
		s3c2410_nand_clk_set_state(info, CLOCK_ENABLE);
430

431
	cur = readl(info->sel_reg);
L
Linus Torvalds 已提交
432 433

	if (chip == -1) {
434
		cur |= info->sel_bit;
L
Linus Torvalds 已提交
435
	} else {
436
		if (nmtd->set != NULL && chip > nmtd->set->nr_chips) {
437
			dev_err(info->device, "invalid chip %d\n", chip);
L
Linus Torvalds 已提交
438 439 440 441 442
			return;
		}

		if (info->platform != NULL) {
			if (info->platform->select_chip != NULL)
443
				(info->platform->select_chip) (nmtd->set, chip);
L
Linus Torvalds 已提交
444 445
		}

446
		cur &= ~info->sel_bit;
L
Linus Torvalds 已提交
447 448
	}

449
	writel(cur, info->sel_reg);
450

451 452
	if (chip == -1)
		s3c2410_nand_clk_set_state(info, CLOCK_SUSPEND);
L
Linus Torvalds 已提交
453 454
}

B
Ben Dooks 已提交
455
/* s3c2410_nand_hwcontrol
B
Ben Dooks 已提交
456
 *
B
Ben Dooks 已提交
457
 * Issue command and address cycles to the chip
B
Ben Dooks 已提交
458
*/
L
Linus Torvalds 已提交
459

460
static void s3c2410_nand_hwcontrol(struct mtd_info *mtd, int cmd,
461
				   unsigned int ctrl)
L
Linus Torvalds 已提交
462 463
{
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
D
David Woodhouse 已提交
464

465 466 467
	if (cmd == NAND_CMD_NONE)
		return;

468
	if (ctrl & NAND_CLE)
469 470 471
		writeb(cmd, info->regs + S3C2410_NFCMD);
	else
		writeb(cmd, info->regs + S3C2410_NFADDR);
B
Ben Dooks 已提交
472 473 474 475
}

/* command and control functions */

476 477
static void s3c2440_nand_hwcontrol(struct mtd_info *mtd, int cmd,
				   unsigned int ctrl)
B
Ben Dooks 已提交
478 479
{
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
L
Linus Torvalds 已提交
480

481 482 483
	if (cmd == NAND_CMD_NONE)
		return;

484
	if (ctrl & NAND_CLE)
485 486 487
		writeb(cmd, info->regs + S3C2440_NFCMD);
	else
		writeb(cmd, info->regs + S3C2440_NFADDR);
L
Linus Torvalds 已提交
488 489 490 491 492 493 494 495 496 497 498 499 500
}

/* s3c2410_nand_devready()
 *
 * returns 0 if the nand is busy, 1 if it is ready
*/

static int s3c2410_nand_devready(struct mtd_info *mtd)
{
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
	return readb(info->regs + S3C2410_NFSTAT) & S3C2410_NFSTAT_BUSY;
}

501 502 503 504 505 506 507 508 509 510 511 512
static int s3c2440_nand_devready(struct mtd_info *mtd)
{
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
	return readb(info->regs + S3C2440_NFSTAT) & S3C2440_NFSTAT_READY;
}

static int s3c2412_nand_devready(struct mtd_info *mtd)
{
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
	return readb(info->regs + S3C2412_NFSTAT) & S3C2412_NFSTAT_READY;
}

L
Linus Torvalds 已提交
513 514
/* ECC handling functions */

515 516
static int s3c2410_nand_correct_data(struct mtd_info *mtd, u_char *dat,
				     u_char *read_ecc, u_char *calc_ecc)
L
Linus Torvalds 已提交
517
{
518 519 520 521 522 523 524 525 526 527
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
	unsigned int diff0, diff1, diff2;
	unsigned int bit, byte;

	pr_debug("%s(%p,%p,%p,%p)\n", __func__, mtd, dat, read_ecc, calc_ecc);

	diff0 = read_ecc[0] ^ calc_ecc[0];
	diff1 = read_ecc[1] ^ calc_ecc[1];
	diff2 = read_ecc[2] ^ calc_ecc[2];

528 529
	pr_debug("%s: rd %*phN calc %*phN diff %02x%02x%02x\n",
		 __func__, 3, read_ecc, 3, calc_ecc,
530 531 532 533 534
		 diff0, diff1, diff2);

	if (diff0 == 0 && diff1 == 0 && diff2 == 0)
		return 0;		/* ECC is ok */

535 536 537 538 539 540 541 542
	/* sometimes people do not think about using the ECC, so check
	 * to see if we have an 0xff,0xff,0xff read ECC and then ignore
	 * the error, on the assumption that this is an un-eccd page.
	 */
	if (read_ecc[0] == 0xff && read_ecc[1] == 0xff && read_ecc[2] == 0xff
	    && info->platform->ignore_unset_ecc)
		return 0;

543 544 545 546 547 548 549 550
	/* Can we correct this ECC (ie, one row and column change).
	 * Note, this is similar to the 256 error code on smartmedia */

	if (((diff0 ^ (diff0 >> 1)) & 0x55) == 0x55 &&
	    ((diff1 ^ (diff1 >> 1)) & 0x55) == 0x55 &&
	    ((diff2 ^ (diff2 >> 1)) & 0x55) == 0x55) {
		/* calculate the bit position of the error */

551 552 553
		bit  = ((diff2 >> 3) & 1) |
		       ((diff2 >> 4) & 2) |
		       ((diff2 >> 5) & 4);
L
Linus Torvalds 已提交
554

555
		/* calculate the byte position of the error */
L
Linus Torvalds 已提交
556

557 558 559 560 561 562 563 564 565
		byte = ((diff2 << 7) & 0x100) |
		       ((diff1 << 0) & 0x80)  |
		       ((diff1 << 1) & 0x40)  |
		       ((diff1 << 2) & 0x20)  |
		       ((diff1 << 3) & 0x10)  |
		       ((diff0 >> 4) & 0x08)  |
		       ((diff0 >> 3) & 0x04)  |
		       ((diff0 >> 2) & 0x02)  |
		       ((diff0 >> 1) & 0x01);
566 567 568 569 570 571 572 573 574 575 576 577 578 579 580

		dev_dbg(info->device, "correcting error bit %d, byte %d\n",
			bit, byte);

		dat[byte] ^= (1 << bit);
		return 1;
	}

	/* if there is only one bit difference in the ECC, then
	 * one of only a row or column parity has changed, which
	 * means the error is most probably in the ECC itself */

	diff0 |= (diff1 << 8);
	diff0 |= (diff2 << 16);

581 582
	/* equal to "(diff0 & ~(1 << __ffs(diff0)))" */
	if ((diff0 & (diff0 - 1)) == 0)
583 584
		return 1;

585
	return -1;
L
Linus Torvalds 已提交
586 587
}

B
Ben Dooks 已提交
588 589 590 591 592 593
/* ECC functions
 *
 * These allow the s3c2410 and s3c2440 to use the controller's ECC
 * generator block to ECC the data as it passes through]
*/

594
static void s3c2410_nand_enable_hwecc(struct nand_chip *chip, int mode)
L
Linus Torvalds 已提交
595
{
596
	struct s3c2410_nand_info *info;
L
Linus Torvalds 已提交
597 598
	unsigned long ctrl;

599
	info = s3c2410_nand_mtd_toinfo(nand_to_mtd(chip));
L
Linus Torvalds 已提交
600 601 602 603 604
	ctrl = readl(info->regs + S3C2410_NFCONF);
	ctrl |= S3C2410_NFCONF_INITECC;
	writel(ctrl, info->regs + S3C2410_NFCONF);
}

605
static void s3c2412_nand_enable_hwecc(struct nand_chip *chip, int mode)
606
{
607
	struct s3c2410_nand_info *info;
608 609
	unsigned long ctrl;

610
	info = s3c2410_nand_mtd_toinfo(nand_to_mtd(chip));
611
	ctrl = readl(info->regs + S3C2440_NFCONT);
612 613
	writel(ctrl | S3C2412_NFCONT_INIT_MAIN_ECC,
	       info->regs + S3C2440_NFCONT);
614 615
}

616
static void s3c2440_nand_enable_hwecc(struct nand_chip *chip, int mode)
B
Ben Dooks 已提交
617
{
618
	struct s3c2410_nand_info *info;
B
Ben Dooks 已提交
619 620
	unsigned long ctrl;

621
	info = s3c2410_nand_mtd_toinfo(nand_to_mtd(chip));
B
Ben Dooks 已提交
622 623 624 625
	ctrl = readl(info->regs + S3C2440_NFCONT);
	writel(ctrl | S3C2440_NFCONT_INITECC, info->regs + S3C2440_NFCONT);
}

626 627
static int s3c2410_nand_calculate_ecc(struct nand_chip *chip,
				      const u_char *dat, u_char *ecc_code)
L
Linus Torvalds 已提交
628
{
629
	struct mtd_info *mtd = nand_to_mtd(chip);
L
Linus Torvalds 已提交
630 631 632 633 634 635
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);

	ecc_code[0] = readb(info->regs + S3C2410_NFECC + 0);
	ecc_code[1] = readb(info->regs + S3C2410_NFECC + 1);
	ecc_code[2] = readb(info->regs + S3C2410_NFECC + 2);

636
	pr_debug("%s: returning ecc %*phN\n", __func__, 3, ecc_code);
L
Linus Torvalds 已提交
637 638 639 640

	return 0;
}

641 642
static int s3c2412_nand_calculate_ecc(struct nand_chip *chip,
				      const u_char *dat, u_char *ecc_code)
643
{
644
	struct mtd_info *mtd = nand_to_mtd(chip);
645 646 647 648 649 650 651
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
	unsigned long ecc = readl(info->regs + S3C2412_NFMECC0);

	ecc_code[0] = ecc;
	ecc_code[1] = ecc >> 8;
	ecc_code[2] = ecc >> 16;

652
	pr_debug("%s: returning ecc %*phN\n", __func__, 3, ecc_code);
653 654 655 656

	return 0;
}

657 658
static int s3c2440_nand_calculate_ecc(struct nand_chip *chip,
				      const u_char *dat, u_char *ecc_code)
B
Ben Dooks 已提交
659
{
660
	struct mtd_info *mtd = nand_to_mtd(chip);
B
Ben Dooks 已提交
661 662 663 664 665 666 667
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
	unsigned long ecc = readl(info->regs + S3C2440_NFMECC0);

	ecc_code[0] = ecc;
	ecc_code[1] = ecc >> 8;
	ecc_code[2] = ecc >> 16;

668
	pr_debug("%s: returning ecc %06lx\n", __func__, ecc & 0xffffff);
B
Ben Dooks 已提交
669 670 671 672 673 674 675

	return 0;
}

/* over-ride the standard functions for a little more speed. We can
 * use read/write block to move the data buffers to/from the controller
*/
L
Linus Torvalds 已提交
676 677 678

static void s3c2410_nand_read_buf(struct mtd_info *mtd, u_char *buf, int len)
{
679
	struct nand_chip *this = mtd_to_nand(mtd);
L
Linus Torvalds 已提交
680 681 682
	readsb(this->IO_ADDR_R, buf, len);
}

683 684 685
static void s3c2440_nand_read_buf(struct mtd_info *mtd, u_char *buf, int len)
{
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
686 687 688 689 690 691 692 693 694 695

	readsl(info->regs + S3C2440_NFDATA, buf, len >> 2);

	/* cleanup if we've got less than a word to do */
	if (len & 3) {
		buf += len & ~3;

		for (; len & 3; len--)
			*buf++ = readb(info->regs + S3C2440_NFDATA);
	}
696 697
}

698 699
static void s3c2410_nand_write_buf(struct mtd_info *mtd, const u_char *buf,
				   int len)
L
Linus Torvalds 已提交
700
{
701
	struct nand_chip *this = mtd_to_nand(mtd);
L
Linus Torvalds 已提交
702 703 704
	writesb(this->IO_ADDR_W, buf, len);
}

705 706
static void s3c2440_nand_write_buf(struct mtd_info *mtd, const u_char *buf,
				   int len)
707 708
{
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
709 710 711 712 713 714 715 716 717 718

	writesl(info->regs + S3C2440_NFDATA, buf, len >> 2);

	/* cleanup any fractional write */
	if (len & 3) {
		buf += len & ~3;

		for (; len & 3; len--, buf++)
			writeb(*buf, info->regs + S3C2440_NFDATA);
	}
719 720
}

721 722
/* cpufreq driver support */

723
#ifdef CONFIG_ARM_S3C24XX_CPUFREQ
724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749

static int s3c2410_nand_cpufreq_transition(struct notifier_block *nb,
					  unsigned long val, void *data)
{
	struct s3c2410_nand_info *info;
	unsigned long newclk;

	info = container_of(nb, struct s3c2410_nand_info, freq_transition);
	newclk = clk_get_rate(info->clk);

	if ((val == CPUFREQ_POSTCHANGE && newclk < info->clk_rate) ||
	    (val == CPUFREQ_PRECHANGE && newclk > info->clk_rate)) {
		s3c2410_nand_setrate(info);
	}

	return 0;
}

static inline int s3c2410_nand_cpufreq_register(struct s3c2410_nand_info *info)
{
	info->freq_transition.notifier_call = s3c2410_nand_cpufreq_transition;

	return cpufreq_register_notifier(&info->freq_transition,
					 CPUFREQ_TRANSITION_NOTIFIER);
}

750 751
static inline void
s3c2410_nand_cpufreq_deregister(struct s3c2410_nand_info *info)
752 753 754 755 756 757 758 759 760 761 762
{
	cpufreq_unregister_notifier(&info->freq_transition,
				    CPUFREQ_TRANSITION_NOTIFIER);
}

#else
static inline int s3c2410_nand_cpufreq_register(struct s3c2410_nand_info *info)
{
	return 0;
}

763 764
static inline void
s3c2410_nand_cpufreq_deregister(struct s3c2410_nand_info *info)
765 766 767 768
{
}
#endif

L
Linus Torvalds 已提交
769 770
/* device management functions */

771
static int s3c24xx_nand_remove(struct platform_device *pdev)
L
Linus Torvalds 已提交
772
{
773
	struct s3c2410_nand_info *info = to_nand_info(pdev);
L
Linus Torvalds 已提交
774

775
	if (info == NULL)
L
Linus Torvalds 已提交
776 777
		return 0;

778 779 780 781
	s3c2410_nand_cpufreq_deregister(info);

	/* Release all our mtds  and their partitions, then go through
	 * freeing the resources used
L
Linus Torvalds 已提交
782
	 */
783

L
Linus Torvalds 已提交
784 785 786 787 788 789
	if (info->mtds != NULL) {
		struct s3c2410_nand_mtd *ptr = info->mtds;
		int mtdno;

		for (mtdno = 0; mtdno < info->mtd_count; mtdno++, ptr++) {
			pr_debug("releasing mtd %d (%p)\n", mtdno, ptr);
790
			nand_release(&ptr->chip);
L
Linus Torvalds 已提交
791 792 793 794 795
		}
	}

	/* free the common resources */

796
	if (!IS_ERR(info->clk))
797
		s3c2410_nand_clk_set_state(info, CLOCK_DISABLE);
L
Linus Torvalds 已提交
798 799 800 801 802 803 804 805

	return 0;
}

static int s3c2410_nand_add_partition(struct s3c2410_nand_info *info,
				      struct s3c2410_nand_mtd *mtd,
				      struct s3c2410_nand_set *set)
{
806
	if (set) {
807
		struct mtd_info *mtdinfo = nand_to_mtd(&mtd->chip);
808

809 810
		mtdinfo->name = set->name;

811 812
		return mtd_device_register(mtdinfo, set->partitions,
					   set->nr_partitions);
813 814 815
	}

	return -ENODEV;
L
Linus Torvalds 已提交
816 817
}

818 819
static int s3c2410_nand_setup_data_interface(struct mtd_info *mtd, int csline,
					const struct nand_data_interface *conf)
820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840
{
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
	struct s3c2410_platform_nand *pdata = info->platform;
	const struct nand_sdr_timings *timings;
	int tacls;

	timings = nand_get_sdr_timings(conf);
	if (IS_ERR(timings))
		return -ENOTSUPP;

	tacls = timings->tCLS_min - timings->tWP_min;
	if (tacls < 0)
		tacls = 0;

	pdata->tacls  = DIV_ROUND_UP(tacls, 1000);
	pdata->twrph0 = DIV_ROUND_UP(timings->tWP_min, 1000);
	pdata->twrph1 = DIV_ROUND_UP(timings->tCLH_min, 1000);

	return s3c2410_nand_setrate(info);
}

841 842 843 844 845
/**
 * s3c2410_nand_init_chip - initialise a single instance of an chip
 * @info: The base NAND controller the chip is on.
 * @nmtd: The new controller MTD instance to fill in.
 * @set: The information passed from the board specific platform data.
L
Linus Torvalds 已提交
846
 *
847 848 849 850
 * Initialise the given @nmtd from the information in @info and @set. This
 * readies the structure for use with the MTD layer functions by ensuring
 * all pointers are setup and the necessary control routines selected.
 */
L
Linus Torvalds 已提交
851 852 853 854
static void s3c2410_nand_init_chip(struct s3c2410_nand_info *info,
				   struct s3c2410_nand_mtd *nmtd,
				   struct s3c2410_nand_set *set)
{
855
	struct device_node *np = info->device->of_node;
L
Linus Torvalds 已提交
856
	struct nand_chip *chip = &nmtd->chip;
857
	void __iomem *regs = info->regs;
L
Linus Torvalds 已提交
858

859 860
	nand_set_flash_node(chip, set->of_node);

L
Linus Torvalds 已提交
861 862 863 864
	chip->write_buf    = s3c2410_nand_write_buf;
	chip->read_buf     = s3c2410_nand_read_buf;
	chip->select_chip  = s3c2410_nand_select_chip;
	chip->chip_delay   = 50;
865
	nand_set_controller_data(chip, nmtd);
866
	chip->options	   = set->options;
L
Linus Torvalds 已提交
867 868
	chip->controller   = &info->controller;

869 870 871 872 873 874 875
	/*
	 * let's keep behavior unchanged for legacy boards booting via pdata and
	 * auto-detect timings only when booting with a device tree.
	 */
	if (np)
		chip->setup_data_interface = s3c2410_nand_setup_data_interface;

876 877 878 879 880 881 882 883 884 885 886 887 888 889 890
	switch (info->cpu_type) {
	case TYPE_S3C2410:
		chip->IO_ADDR_W = regs + S3C2410_NFDATA;
		info->sel_reg   = regs + S3C2410_NFCONF;
		info->sel_bit	= S3C2410_NFCONF_nFCE;
		chip->cmd_ctrl  = s3c2410_nand_hwcontrol;
		chip->dev_ready = s3c2410_nand_devready;
		break;

	case TYPE_S3C2440:
		chip->IO_ADDR_W = regs + S3C2440_NFDATA;
		info->sel_reg   = regs + S3C2440_NFCONT;
		info->sel_bit	= S3C2440_NFCONT_nFCE;
		chip->cmd_ctrl  = s3c2440_nand_hwcontrol;
		chip->dev_ready = s3c2440_nand_devready;
891 892
		chip->read_buf  = s3c2440_nand_read_buf;
		chip->write_buf	= s3c2440_nand_write_buf;
893 894 895 896 897 898 899 900 901 902 903 904 905
		break;

	case TYPE_S3C2412:
		chip->IO_ADDR_W = regs + S3C2440_NFDATA;
		info->sel_reg   = regs + S3C2440_NFCONT;
		info->sel_bit	= S3C2412_NFCONT_nFCE0;
		chip->cmd_ctrl  = s3c2440_nand_hwcontrol;
		chip->dev_ready = s3c2412_nand_devready;

		if (readl(regs + S3C2410_NFCONF) & S3C2412_NFCONF_NANDBOOT)
			dev_info(info->device, "System booted from NAND\n");

		break;
906
	}
907 908

	chip->IO_ADDR_R = chip->IO_ADDR_W;
B
Ben Dooks 已提交
909

L
Linus Torvalds 已提交
910 911 912
	nmtd->info	   = info;
	nmtd->set	   = set;

913
	chip->ecc.mode = info->platform->ecc_mode;
914

915 916 917 918 919
	/*
	 * If you use u-boot BBT creation code, specifying this flag will
	 * let the kernel fish out the BBT from the NAND.
	 */
	if (set->flash_bbt)
920
		chip->bbt_options |= NAND_BBT_USE_FLASH;
L
Linus Torvalds 已提交
921 922
}

923
/**
924 925
 * s3c2410_nand_attach_chip - Init the ECC engine after NAND scan
 * @chip: The NAND chip
926
 *
927 928
 * This hook is called by the core after the identification of the NAND chip,
 * once the relevant per-chip information is up to date.. This call ensure that
929 930 931 932
 * we update the internal state accordingly.
 *
 * The internal state is currently limited to the ECC state information.
*/
933
static int s3c2410_nand_attach_chip(struct nand_chip *chip)
934
{
935 936
	struct mtd_info *mtd = nand_to_mtd(chip);
	struct s3c2410_nand_info *info = s3c2410_nand_mtd_toinfo(mtd);
937

938
	switch (chip->ecc.mode) {
939

940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978
	case NAND_ECC_NONE:
		dev_info(info->device, "ECC disabled\n");
		break;

	case NAND_ECC_SOFT:
		/*
		 * This driver expects Hamming based ECC when ecc_mode is set
		 * to NAND_ECC_SOFT. Force ecc.algo to NAND_ECC_HAMMING to
		 * avoid adding an extra ecc_algo field to
		 * s3c2410_platform_nand.
		 */
		chip->ecc.algo = NAND_ECC_HAMMING;
		dev_info(info->device, "soft ECC\n");
		break;

	case NAND_ECC_HW:
		chip->ecc.calculate = s3c2410_nand_calculate_ecc;
		chip->ecc.correct   = s3c2410_nand_correct_data;
		chip->ecc.strength  = 1;

		switch (info->cpu_type) {
		case TYPE_S3C2410:
			chip->ecc.hwctl	    = s3c2410_nand_enable_hwecc;
			chip->ecc.calculate = s3c2410_nand_calculate_ecc;
			break;

		case TYPE_S3C2412:
			chip->ecc.hwctl     = s3c2412_nand_enable_hwecc;
			chip->ecc.calculate = s3c2412_nand_calculate_ecc;
			break;

		case TYPE_S3C2440:
			chip->ecc.hwctl     = s3c2440_nand_enable_hwecc;
			chip->ecc.calculate = s3c2440_nand_calculate_ecc;
			break;
		}

		dev_dbg(info->device, "chip %p => page shift %d\n",
			chip, chip->page_shift);
979

980
		/* change the behaviour depending on whether we are using
981
		 * the large or small page nand device */
982 983 984 985 986 987 988 989 990
		if (chip->page_shift > 10) {
			chip->ecc.size	    = 256;
			chip->ecc.bytes	    = 3;
		} else {
			chip->ecc.size	    = 512;
			chip->ecc.bytes	    = 3;
			mtd_set_ooblayout(nand_to_mtd(chip),
					  &s3c2410_ooblayout_ops);
		}
991

992 993 994 995 996 997
		dev_info(info->device, "hardware ECC\n");
		break;

	default:
		dev_err(info->device, "invalid ECC mode!\n");
		return -EINVAL;
998
	}
999

1000 1001 1002 1003 1004 1005
	if (chip->bbt_options & NAND_BBT_USE_FLASH)
		chip->options |= NAND_SKIP_BBTSCAN;

	return 0;
}

1006 1007 1008 1009
static const struct nand_controller_ops s3c24xx_nand_controller_ops = {
	.attach_chip = s3c2410_nand_attach_chip,
};

1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049
static const struct of_device_id s3c24xx_nand_dt_ids[] = {
	{
		.compatible = "samsung,s3c2410-nand",
		.data = &s3c2410_nand_devtype_data,
	}, {
		/* also compatible with s3c6400 */
		.compatible = "samsung,s3c2412-nand",
		.data = &s3c2412_nand_devtype_data,
	}, {
		.compatible = "samsung,s3c2440-nand",
		.data = &s3c2440_nand_devtype_data,
	},
	{ /* sentinel */ }
};
MODULE_DEVICE_TABLE(of, s3c24xx_nand_dt_ids);

static int s3c24xx_nand_probe_dt(struct platform_device *pdev)
{
	const struct s3c24XX_nand_devtype_data *devtype_data;
	struct s3c2410_platform_nand *pdata;
	struct s3c2410_nand_info *info = platform_get_drvdata(pdev);
	struct device_node *np = pdev->dev.of_node, *child;
	struct s3c2410_nand_set *sets;

	devtype_data = of_device_get_match_data(&pdev->dev);
	if (!devtype_data)
		return -ENODEV;

	info->cpu_type = devtype_data->type;

	pdata = devm_kzalloc(&pdev->dev, sizeof(*pdata), GFP_KERNEL);
	if (!pdata)
		return -ENOMEM;

	pdev->dev.platform_data = pdata;

	pdata->nr_sets = of_get_child_count(np);
	if (!pdata->nr_sets)
		return 0;

1050
	sets = devm_kcalloc(&pdev->dev, pdata->nr_sets, sizeof(*sets),
1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075
			    GFP_KERNEL);
	if (!sets)
		return -ENOMEM;

	pdata->sets = sets;

	for_each_available_child_of_node(np, child) {
		sets->name = (char *)child->name;
		sets->of_node = child;
		sets->nr_chips = 1;

		of_node_get(child);

		sets++;
	}

	return 0;
}

static int s3c24xx_nand_probe_pdata(struct platform_device *pdev)
{
	struct s3c2410_nand_info *info = platform_get_drvdata(pdev);

	info->cpu_type = platform_get_device_id(pdev)->driver_data;

1076
	return 0;
1077 1078
}

1079
/* s3c24xx_nand_probe
L
Linus Torvalds 已提交
1080 1081 1082 1083 1084 1085
 *
 * called by device layer when it finds a device matching
 * one our driver can handled. This code checks to see if
 * it can allocate all necessary resources then calls the
 * nand layer to look for devices
*/
1086
static int s3c24xx_nand_probe(struct platform_device *pdev)
L
Linus Torvalds 已提交
1087
{
1088
	struct s3c2410_platform_nand *plat;
L
Linus Torvalds 已提交
1089 1090 1091 1092 1093 1094 1095 1096 1097
	struct s3c2410_nand_info *info;
	struct s3c2410_nand_mtd *nmtd;
	struct s3c2410_nand_set *sets;
	struct resource *res;
	int err = 0;
	int size;
	int nr_sets;
	int setno;

1098
	info = devm_kzalloc(&pdev->dev, sizeof(*info), GFP_KERNEL);
L
Linus Torvalds 已提交
1099 1100 1101 1102 1103
	if (info == NULL) {
		err = -ENOMEM;
		goto exit_error;
	}

1104
	platform_set_drvdata(pdev, info);
L
Linus Torvalds 已提交
1105

1106
	nand_controller_init(&info->controller);
1107
	info->controller.ops = &s3c24xx_nand_controller_ops;
L
Linus Torvalds 已提交
1108 1109 1110

	/* get the clock source and enable it */

1111
	info->clk = devm_clk_get(&pdev->dev, "nand");
L
Linus Torvalds 已提交
1112
	if (IS_ERR(info->clk)) {
1113
		dev_err(&pdev->dev, "failed to get clock\n");
L
Linus Torvalds 已提交
1114 1115 1116 1117
		err = -ENOENT;
		goto exit_error;
	}

1118
	s3c2410_nand_clk_set_state(info, CLOCK_ENABLE);
L
Linus Torvalds 已提交
1119

1120 1121 1122 1123 1124 1125 1126 1127 1128 1129
	if (pdev->dev.of_node)
		err = s3c24xx_nand_probe_dt(pdev);
	else
		err = s3c24xx_nand_probe_pdata(pdev);

	if (err)
		goto exit_error;

	plat = to_nand_plat(pdev);

L
Linus Torvalds 已提交
1130 1131
	/* allocate and map the resource */

B
Ben Dooks 已提交
1132
	/* currently we assume we have the one resource */
1133
	res = pdev->resource;
1134
	size = resource_size(res);
L
Linus Torvalds 已提交
1135

1136 1137
	info->device	= &pdev->dev;
	info->platform	= plat;
L
Linus Torvalds 已提交
1138

1139 1140 1141
	info->regs = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(info->regs)) {
		err = PTR_ERR(info->regs);
L
Linus Torvalds 已提交
1142
		goto exit_error;
1143
	}
L
Linus Torvalds 已提交
1144

1145
	dev_dbg(&pdev->dev, "mapped registers at %p\n", info->regs);
L
Linus Torvalds 已提交
1146

1147 1148 1149 1150 1151 1152 1153
	if (!plat->sets || plat->nr_sets < 1) {
		err = -EINVAL;
		goto exit_error;
	}

	sets = plat->sets;
	nr_sets = plat->nr_sets;
L
Linus Torvalds 已提交
1154 1155 1156 1157 1158 1159

	info->mtd_count = nr_sets;

	/* allocate our information */

	size = nr_sets * sizeof(*info->mtds);
1160
	info->mtds = devm_kzalloc(&pdev->dev, size, GFP_KERNEL);
L
Linus Torvalds 已提交
1161 1162 1163 1164 1165 1166 1167 1168 1169
	if (info->mtds == NULL) {
		err = -ENOMEM;
		goto exit_error;
	}

	/* initialise all possible chips */

	nmtd = info->mtds;

1170
	for (setno = 0; setno < nr_sets; setno++, nmtd++, sets++) {
1171 1172
		struct mtd_info *mtd = nand_to_mtd(&nmtd->chip);

1173 1174
		pr_debug("initialising set %d (%p, info %p)\n",
			 setno, nmtd, info);
1175

1176
		mtd->dev.parent = &pdev->dev;
L
Linus Torvalds 已提交
1177 1178
		s3c2410_nand_init_chip(info, nmtd, sets);

1179
		err = nand_scan(&nmtd->chip, sets ? sets->nr_chips : 1);
1180 1181 1182 1183
		if (err)
			goto exit_error;

		s3c2410_nand_add_partition(info, nmtd, sets);
L
Linus Torvalds 已提交
1184
	}
1185

1186 1187 1188 1189 1190
	/* initialise the hardware */
	err = s3c2410_nand_inithw(info);
	if (err != 0)
		goto exit_error;

1191 1192 1193 1194 1195 1196
	err = s3c2410_nand_cpufreq_register(info);
	if (err < 0) {
		dev_err(&pdev->dev, "failed to init cpufreq support\n");
		goto exit_error;
	}

1197
	if (allow_clk_suspend(info)) {
1198
		dev_info(&pdev->dev, "clock idle support enabled\n");
1199
		s3c2410_nand_clk_set_state(info, CLOCK_SUSPEND);
1200 1201
	}

L
Linus Torvalds 已提交
1202 1203 1204
	return 0;

 exit_error:
1205
	s3c24xx_nand_remove(pdev);
L
Linus Torvalds 已提交
1206 1207 1208 1209 1210 1211

	if (err == 0)
		err = -EINVAL;
	return err;
}

1212 1213 1214 1215 1216 1217 1218 1219
/* PM Support */
#ifdef CONFIG_PM

static int s3c24xx_nand_suspend(struct platform_device *dev, pm_message_t pm)
{
	struct s3c2410_nand_info *info = platform_get_drvdata(dev);

	if (info) {
1220
		info->save_sel = readl(info->sel_reg);
1221 1222 1223 1224 1225 1226

		/* For the moment, we must ensure nFCE is high during
		 * the time we are suspended. This really should be
		 * handled by suspending the MTDs we are using, but
		 * that is currently not the case. */

1227
		writel(info->save_sel | info->sel_bit, info->sel_reg);
1228

1229
		s3c2410_nand_clk_set_state(info, CLOCK_DISABLE);
1230 1231 1232 1233 1234 1235 1236 1237
	}

	return 0;
}

static int s3c24xx_nand_resume(struct platform_device *dev)
{
	struct s3c2410_nand_info *info = platform_get_drvdata(dev);
1238
	unsigned long sel;
1239 1240

	if (info) {
1241
		s3c2410_nand_clk_set_state(info, CLOCK_ENABLE);
1242
		s3c2410_nand_inithw(info);
1243

1244 1245
		/* Restore the state of the nFCE line. */

1246 1247 1248 1249
		sel = readl(info->sel_reg);
		sel &= ~info->sel_bit;
		sel |= info->save_sel & info->sel_bit;
		writel(sel, info->sel_reg);
1250

1251
		s3c2410_nand_clk_set_state(info, CLOCK_SUSPEND);
1252 1253 1254 1255 1256 1257 1258 1259 1260 1261
	}

	return 0;
}

#else
#define s3c24xx_nand_suspend NULL
#define s3c24xx_nand_resume NULL
#endif

B
Ben Dooks 已提交
1262 1263
/* driver device registration */

1264
static const struct platform_device_id s3c24xx_driver_ids[] = {
1265 1266 1267 1268 1269 1270 1271 1272 1273
	{
		.name		= "s3c2410-nand",
		.driver_data	= TYPE_S3C2410,
	}, {
		.name		= "s3c2440-nand",
		.driver_data	= TYPE_S3C2440,
	}, {
		.name		= "s3c2412-nand",
		.driver_data	= TYPE_S3C2412,
1274 1275 1276
	}, {
		.name		= "s3c6400-nand",
		.driver_data	= TYPE_S3C2412, /* compatible with 2412 */
1277
	},
1278
	{ }
L
Linus Torvalds 已提交
1279 1280
};

1281
MODULE_DEVICE_TABLE(platform, s3c24xx_driver_ids);
B
Ben Dooks 已提交
1282

1283 1284 1285
static struct platform_driver s3c24xx_nand_driver = {
	.probe		= s3c24xx_nand_probe,
	.remove		= s3c24xx_nand_remove,
1286 1287
	.suspend	= s3c24xx_nand_suspend,
	.resume		= s3c24xx_nand_resume,
1288
	.id_table	= s3c24xx_driver_ids,
1289
	.driver		= {
1290
		.name	= "s3c24xx-nand",
1291
		.of_match_table = s3c24xx_nand_dt_ids,
1292 1293 1294
	},
};

1295
module_platform_driver(s3c24xx_nand_driver);
L
Linus Torvalds 已提交
1296 1297 1298

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Ben Dooks <ben@simtec.co.uk>");
B
Ben Dooks 已提交
1299
MODULE_DESCRIPTION("S3C24XX MTD NAND driver");