i915_gem_context.c 58.3 KB
Newer Older
1
/*
2
 * SPDX-License-Identifier: MIT
3
 *
4
 * Copyright © 2011-2012 Intel Corporation
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54
 */

/*
 * This file implements HW context support. On gen5+ a HW context consists of an
 * opaque GPU object which is referenced at times of context saves and restores.
 * With RC6 enabled, the context is also referenced as the GPU enters and exists
 * from RC6 (GPU has it's own internal power context, except on gen5). Though
 * something like a context does exist for the media ring, the code only
 * supports contexts for the render ring.
 *
 * In software, there is a distinction between contexts created by the user,
 * and the default HW context. The default HW context is used by GPU clients
 * that do not request setup of their own hardware context. The default
 * context's state is never restored to help prevent programming errors. This
 * would happen if a client ran and piggy-backed off another clients GPU state.
 * The default context only exists to give the GPU some offset to load as the
 * current to invoke a save of the context we actually care about. In fact, the
 * code could likely be constructed, albeit in a more complicated fashion, to
 * never use the default context, though that limits the driver's ability to
 * swap out, and/or destroy other contexts.
 *
 * All other contexts are created as a request by the GPU client. These contexts
 * store GPU state, and thus allow GPU clients to not re-emit state (and
 * potentially query certain state) at any time. The kernel driver makes
 * certain that the appropriate commands are inserted.
 *
 * The context life cycle is semi-complicated in that context BOs may live
 * longer than the context itself because of the way the hardware, and object
 * tracking works. Below is a very crude representation of the state machine
 * describing the context life.
 *                                         refcount     pincount     active
 * S0: initial state                          0            0           0
 * S1: context created                        1            0           0
 * S2: context is currently running           2            1           X
 * S3: GPU referenced, but not current        2            0           1
 * S4: context is current, but destroyed      1            1           0
 * S5: like S3, but destroyed                 1            0           1
 *
 * The most common (but not all) transitions:
 * S0->S1: client creates a context
 * S1->S2: client submits execbuf with context
 * S2->S3: other clients submits execbuf with context
 * S3->S1: context object was retired
 * S3->S2: clients submits another execbuf
 * S2->S4: context destroy called with current context
 * S3->S5->S0: destroy path
 * S4->S5->S0: destroy path on current context
 *
 * There are two confusing terms used above:
 *  The "current context" means the context which is currently running on the
D
Damien Lespiau 已提交
55
 *  GPU. The GPU has loaded its state already and has stored away the gtt
56 57 58 59 60 61 62 63 64 65 66
 *  offset of the BO. The GPU is not actively referencing the data at this
 *  offset, but it will on the next context switch. The only way to avoid this
 *  is to do a GPU reset.
 *
 *  An "active context' is one which was previously the "current context" and is
 *  on the active list waiting for the next context switch to occur. Until this
 *  happens, the object must remain at the same gtt offset. It is therefore
 *  possible to destroy a context, but it is still active.
 *
 */

67
#include <linux/log2.h>
68
#include <linux/nospec.h>
69

70
#include <drm/i915_drm.h>
71 72 73

#include "gt/intel_lrc_reg.h"

74
#include "i915_gem_context.h"
75
#include "i915_globals.h"
76
#include "i915_trace.h"
77
#include "i915_user_extensions.h"
78

79 80
#define ALL_L3_SLICES(dev) (1 << NUM_L3_SLICES(dev)) - 1

81
static struct i915_global_gem_context {
82
	struct i915_global base;
83 84 85 86 87 88 89 90 91 92 93 94 95
	struct kmem_cache *slab_luts;
} global;

struct i915_lut_handle *i915_lut_handle_alloc(void)
{
	return kmem_cache_alloc(global.slab_luts, GFP_KERNEL);
}

void i915_lut_handle_free(struct i915_lut_handle *lut)
{
	return kmem_cache_free(global.slab_luts, lut);
}

96
static void lut_close(struct i915_gem_context *ctx)
97
{
98 99 100
	struct radix_tree_iter iter;
	void __rcu **slot;

101
	lockdep_assert_held(&ctx->mutex);
102

103
	rcu_read_lock();
104 105
	radix_tree_for_each_slot(slot, &ctx->handles_vma, &iter, 0) {
		struct i915_vma *vma = rcu_dereference_raw(*slot);
106 107 108 109 110
		struct drm_i915_gem_object *obj = vma->obj;
		struct i915_lut_handle *lut;

		if (!kref_get_unless_zero(&obj->base.refcount))
			continue;
111

112 113 114 115 116
		rcu_read_unlock();
		i915_gem_object_lock(obj);
		list_for_each_entry(lut, &obj->lut_list, obj_link) {
			if (lut->ctx != ctx)
				continue;
117

118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136
			if (lut->handle != iter.index)
				continue;

			list_del(&lut->obj_link);
			break;
		}
		i915_gem_object_unlock(obj);
		rcu_read_lock();

		if (&lut->obj_link != &obj->lut_list) {
			i915_lut_handle_free(lut);
			radix_tree_iter_delete(&ctx->handles_vma, &iter, slot);
			if (atomic_dec_and_test(&vma->open_count) &&
			    !i915_vma_is_ggtt(vma))
				i915_vma_close(vma);
			i915_gem_object_put(obj);
		}

		i915_gem_object_put(obj);
137
	}
138
	rcu_read_unlock();
139 140
}

141
static struct intel_context *
142 143 144 145
lookup_user_engine(struct i915_gem_context *ctx,
		   unsigned long flags,
		   const struct i915_engine_class_instance *ci)
#define LOOKUP_USER_INDEX BIT(0)
146
{
147
	int idx;
148

149
	if (!!(flags & LOOKUP_USER_INDEX) != i915_gem_context_user_engines(ctx))
150 151
		return ERR_PTR(-EINVAL);

152 153 154 155 156 157 158 159 160 161 162 163 164 165 166
	if (!i915_gem_context_user_engines(ctx)) {
		struct intel_engine_cs *engine;

		engine = intel_engine_lookup_user(ctx->i915,
						  ci->engine_class,
						  ci->engine_instance);
		if (!engine)
			return ERR_PTR(-EINVAL);

		idx = engine->id;
	} else {
		idx = ci->engine_instance;
	}

	return i915_gem_context_get_engine(ctx, idx);
167 168
}

169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257
static inline int new_hw_id(struct drm_i915_private *i915, gfp_t gfp)
{
	unsigned int max;

	lockdep_assert_held(&i915->contexts.mutex);

	if (INTEL_GEN(i915) >= 11)
		max = GEN11_MAX_CONTEXT_HW_ID;
	else if (USES_GUC_SUBMISSION(i915))
		/*
		 * When using GuC in proxy submission, GuC consumes the
		 * highest bit in the context id to indicate proxy submission.
		 */
		max = MAX_GUC_CONTEXT_HW_ID;
	else
		max = MAX_CONTEXT_HW_ID;

	return ida_simple_get(&i915->contexts.hw_ida, 0, max, gfp);
}

static int steal_hw_id(struct drm_i915_private *i915)
{
	struct i915_gem_context *ctx, *cn;
	LIST_HEAD(pinned);
	int id = -ENOSPC;

	lockdep_assert_held(&i915->contexts.mutex);

	list_for_each_entry_safe(ctx, cn,
				 &i915->contexts.hw_id_list, hw_id_link) {
		if (atomic_read(&ctx->hw_id_pin_count)) {
			list_move_tail(&ctx->hw_id_link, &pinned);
			continue;
		}

		GEM_BUG_ON(!ctx->hw_id); /* perma-pinned kernel context */
		list_del_init(&ctx->hw_id_link);
		id = ctx->hw_id;
		break;
	}

	/*
	 * Remember how far we got up on the last repossesion scan, so the
	 * list is kept in a "least recently scanned" order.
	 */
	list_splice_tail(&pinned, &i915->contexts.hw_id_list);
	return id;
}

static int assign_hw_id(struct drm_i915_private *i915, unsigned int *out)
{
	int ret;

	lockdep_assert_held(&i915->contexts.mutex);

	/*
	 * We prefer to steal/stall ourselves and our users over that of the
	 * entire system. That may be a little unfair to our users, and
	 * even hurt high priority clients. The choice is whether to oomkill
	 * something else, or steal a context id.
	 */
	ret = new_hw_id(i915, GFP_KERNEL | __GFP_RETRY_MAYFAIL | __GFP_NOWARN);
	if (unlikely(ret < 0)) {
		ret = steal_hw_id(i915);
		if (ret < 0) /* once again for the correct errno code */
			ret = new_hw_id(i915, GFP_KERNEL);
		if (ret < 0)
			return ret;
	}

	*out = ret;
	return 0;
}

static void release_hw_id(struct i915_gem_context *ctx)
{
	struct drm_i915_private *i915 = ctx->i915;

	if (list_empty(&ctx->hw_id_link))
		return;

	mutex_lock(&i915->contexts.mutex);
	if (!list_empty(&ctx->hw_id_link)) {
		ida_simple_remove(&i915->contexts.hw_ida, ctx->hw_id);
		list_del_init(&ctx->hw_id_link);
	}
	mutex_unlock(&i915->contexts.mutex);
}

258
static void __free_engines(struct i915_gem_engines *e, unsigned int count)
259
{
260 261 262 263 264 265 266 267 268 269 270 271 272 273
	while (count--) {
		if (!e->engines[count])
			continue;

		intel_context_put(e->engines[count]);
	}
	kfree(e);
}

static void free_engines(struct i915_gem_engines *e)
{
	__free_engines(e, e->num_engines);
}

274
static void free_engines_rcu(struct rcu_head *rcu)
275
{
276
	free_engines(container_of(rcu, struct i915_gem_engines, rcu));
277 278
}

279 280 281 282 283 284 285 286 287 288
static struct i915_gem_engines *default_engines(struct i915_gem_context *ctx)
{
	struct intel_engine_cs *engine;
	struct i915_gem_engines *e;
	enum intel_engine_id id;

	e = kzalloc(struct_size(e, engines, I915_NUM_ENGINES), GFP_KERNEL);
	if (!e)
		return ERR_PTR(-ENOMEM);

289
	init_rcu_head(&e->rcu);
290 291 292 293 294 295 296 297
	for_each_engine(engine, ctx->i915, id) {
		struct intel_context *ce;

		ce = intel_context_create(ctx, engine);
		if (IS_ERR(ce)) {
			__free_engines(e, id);
			return ERR_CAST(ce);
		}
298

299 300 301 302 303 304 305 306 307
		e->engines[id] = ce;
	}
	e->num_engines = id;

	return e;
}

static void i915_gem_context_free(struct i915_gem_context *ctx)
{
308
	lockdep_assert_held(&ctx->i915->drm.struct_mutex);
309
	GEM_BUG_ON(!i915_gem_context_is_closed(ctx));
310

311
	release_hw_id(ctx);
312 313
	if (ctx->vm)
		i915_vm_put(ctx->vm);
314

315 316
	free_engines(rcu_access_pointer(ctx->engines));
	mutex_destroy(&ctx->engines_mutex);
317

318
	if (ctx->timeline)
319
		intel_timeline_put(ctx->timeline);
320

321
	kfree(ctx->name);
322
	put_pid(ctx->pid);
323

B
Ben Widawsky 已提交
324
	list_del(&ctx->link);
325
	mutex_destroy(&ctx->mutex);
326

327
	kfree_rcu(ctx, rcu);
328 329
}

330 331 332
static void contexts_free(struct drm_i915_private *i915)
{
	struct llist_node *freed = llist_del_all(&i915->contexts.free_list);
333
	struct i915_gem_context *ctx, *cn;
334 335 336

	lockdep_assert_held(&i915->drm.struct_mutex);

337
	llist_for_each_entry_safe(ctx, cn, freed, free_link)
338 339 340
		i915_gem_context_free(ctx);
}

341 342 343 344 345 346 347 348 349 350 351 352 353 354 355
static void contexts_free_first(struct drm_i915_private *i915)
{
	struct i915_gem_context *ctx;
	struct llist_node *freed;

	lockdep_assert_held(&i915->drm.struct_mutex);

	freed = llist_del_first(&i915->contexts.free_list);
	if (!freed)
		return;

	ctx = container_of(freed, typeof(*ctx), free_link);
	i915_gem_context_free(ctx);
}

356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375
static void contexts_free_worker(struct work_struct *work)
{
	struct drm_i915_private *i915 =
		container_of(work, typeof(*i915), contexts.free_work);

	mutex_lock(&i915->drm.struct_mutex);
	contexts_free(i915);
	mutex_unlock(&i915->drm.struct_mutex);
}

void i915_gem_context_release(struct kref *ref)
{
	struct i915_gem_context *ctx = container_of(ref, typeof(*ctx), ref);
	struct drm_i915_private *i915 = ctx->i915;

	trace_i915_context_free(ctx);
	if (llist_add(&ctx->free_link, &i915->contexts.free_list))
		queue_work(i915->wq, &i915->contexts.free_work);
}

376 377
static void context_close(struct i915_gem_context *ctx)
{
378 379
	mutex_lock(&ctx->mutex);

380
	i915_gem_context_set_closed(ctx);
381
	ctx->file_priv = ERR_PTR(-EBADF);
382

383 384 385 386 387 388
	/*
	 * This context will never again be assinged to HW, so we can
	 * reuse its ID for the next context.
	 */
	release_hw_id(ctx);

389 390 391 392 393
	/*
	 * The LUT uses the VMA as a backpointer to unref the object,
	 * so we need to clear the LUT before we close all the VMA (inside
	 * the ppgtt).
	 */
394 395
	lut_close(ctx);

396
	mutex_unlock(&ctx->mutex);
397 398 399
	i915_gem_context_put(ctx);
}

400
static u32 default_desc_template(const struct drm_i915_private *i915,
401
				 const struct i915_address_space *vm)
402
{
403
	u32 address_mode;
404 405
	u32 desc;

406
	desc = GEN8_CTX_VALID | GEN8_CTX_PRIVILEGE;
407

408
	address_mode = INTEL_LEGACY_32B_CONTEXT;
409
	if (vm && i915_vm_is_4lvl(vm))
410 411 412
		address_mode = INTEL_LEGACY_64B_CONTEXT;
	desc |= address_mode << GEN8_CTX_ADDRESSING_MODE_SHIFT;

413
	if (IS_GEN(i915, 8))
414 415 416 417 418 419 420 421 422 423
		desc |= GEN8_CTX_L3LLC_COHERENT;

	/* TODO: WaDisableLiteRestore when we start using semaphore
	 * signalling between Command Streamers
	 * ring->ctx_desc_template |= GEN8_CTX_FORCE_RESTORE;
	 */

	return desc;
}

424
static struct i915_gem_context *
425
__create_context(struct drm_i915_private *i915)
426
{
427
	struct i915_gem_context *ctx;
428 429
	struct i915_gem_engines *e;
	int err;
430
	int i;
431

432
	ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
433
	if (!ctx)
434
		return ERR_PTR(-ENOMEM);
435

436
	kref_init(&ctx->ref);
437 438
	list_add_tail(&ctx->link, &i915->contexts.list);
	ctx->i915 = i915;
439
	ctx->sched.priority = I915_USER_PRIORITY(I915_PRIORITY_NORMAL);
440
	mutex_init(&ctx->mutex);
441

442 443 444 445 446 447 448
	mutex_init(&ctx->engines_mutex);
	e = default_engines(ctx);
	if (IS_ERR(e)) {
		err = PTR_ERR(e);
		goto err_free;
	}
	RCU_INIT_POINTER(ctx->engines, e);
449

450
	INIT_RADIX_TREE(&ctx->handles_vma, GFP_KERNEL);
451
	INIT_LIST_HEAD(&ctx->hw_id_link);
452

453 454 455
	/* NB: Mark all slices as needing a remap so that when the context first
	 * loads it will restore whatever remap state already exists. If there
	 * is no remap info, it will be a NOP. */
456
	ctx->remap_slice = ALL_L3_SLICES(i915);
457

458
	i915_gem_context_set_bannable(ctx);
459 460
	i915_gem_context_set_recoverable(ctx);

461
	ctx->ring_size = 4 * PAGE_SIZE;
462
	ctx->desc_template =
463
		default_desc_template(i915, &i915->mm.aliasing_ppgtt->vm);
464

465 466 467
	for (i = 0; i < ARRAY_SIZE(ctx->hang_timestamp); i++)
		ctx->hang_timestamp[i] = jiffies - CONTEXT_FAST_HANG_JIFFIES;

468
	return ctx;
469 470 471 472

err_free:
	kfree(ctx);
	return ERR_PTR(err);
473 474
}

475 476
static struct i915_address_space *
__set_ppgtt(struct i915_gem_context *ctx, struct i915_address_space *vm)
477
{
478
	struct i915_address_space *old = ctx->vm;
479

480 481
	ctx->vm = i915_vm_get(vm);
	ctx->desc_template = default_desc_template(ctx->i915, vm);
482 483 484 485 486

	return old;
}

static void __assign_ppgtt(struct i915_gem_context *ctx,
487
			   struct i915_address_space *vm)
488
{
489
	if (vm == ctx->vm)
490 491
		return;

492 493 494
	vm = __set_ppgtt(ctx, vm);
	if (vm)
		i915_vm_put(vm);
495 496
}

497
static struct i915_gem_context *
498
i915_gem_create_context(struct drm_i915_private *dev_priv, unsigned int flags)
499
{
500
	struct i915_gem_context *ctx;
501

502
	lockdep_assert_held(&dev_priv->drm.struct_mutex);
503

504 505 506 507
	if (flags & I915_CONTEXT_CREATE_FLAGS_SINGLE_TIMELINE &&
	    !HAS_EXECLISTS(dev_priv))
		return ERR_PTR(-EINVAL);

508 509
	/* Reap the most stale context */
	contexts_free_first(dev_priv);
510

511
	ctx = __create_context(dev_priv);
512
	if (IS_ERR(ctx))
513
		return ctx;
514

515
	if (HAS_FULL_PPGTT(dev_priv)) {
516
		struct i915_ppgtt *ppgtt;
517

518
		ppgtt = i915_ppgtt_create(dev_priv);
519
		if (IS_ERR(ppgtt)) {
520 521
			DRM_DEBUG_DRIVER("PPGTT setup failed (%ld)\n",
					 PTR_ERR(ppgtt));
522
			context_close(ctx);
523
			return ERR_CAST(ppgtt);
524 525
		}

526 527
		__assign_ppgtt(ctx, &ppgtt->vm);
		i915_vm_put(&ppgtt->vm);
528
	}
529

530
	if (flags & I915_CONTEXT_CREATE_FLAGS_SINGLE_TIMELINE) {
531
		struct intel_timeline *timeline;
532

533
		timeline = intel_timeline_create(&dev_priv->gt, NULL);
534 535 536 537 538 539 540 541
		if (IS_ERR(timeline)) {
			context_close(ctx);
			return ERR_CAST(timeline);
		}

		ctx->timeline = timeline;
	}

542 543
	trace_i915_context_create(ctx);

544
	return ctx;
545 546
}

547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569
/**
 * i915_gem_context_create_gvt - create a GVT GEM context
 * @dev: drm device *
 *
 * This function is used to create a GVT specific GEM context.
 *
 * Returns:
 * pointer to i915_gem_context on success, error pointer if failed
 *
 */
struct i915_gem_context *
i915_gem_context_create_gvt(struct drm_device *dev)
{
	struct i915_gem_context *ctx;
	int ret;

	if (!IS_ENABLED(CONFIG_DRM_I915_GVT))
		return ERR_PTR(-ENODEV);

	ret = i915_mutex_lock_interruptible(dev);
	if (ret)
		return ERR_PTR(ret);

570
	ctx = i915_gem_create_context(to_i915(dev), 0);
571 572 573
	if (IS_ERR(ctx))
		goto out;

574 575 576 577 578 579 580
	ret = i915_gem_context_pin_hw_id(ctx);
	if (ret) {
		context_close(ctx);
		ctx = ERR_PTR(ret);
		goto out;
	}

581
	ctx->file_priv = ERR_PTR(-EBADF);
582 583 584
	i915_gem_context_set_closed(ctx); /* not user accessible */
	i915_gem_context_clear_bannable(ctx);
	i915_gem_context_set_force_single_submission(ctx);
585
	if (!USES_GUC_SUBMISSION(to_i915(dev)))
586
		ctx->ring_size = 512 * PAGE_SIZE; /* Max ring buffer size */
587 588

	GEM_BUG_ON(i915_gem_context_is_kernel(ctx));
589 590 591 592 593
out:
	mutex_unlock(&dev->struct_mutex);
	return ctx;
}

594 595 596 597 598 599 600 601 602 603 604 605 606
static void
destroy_kernel_context(struct i915_gem_context **ctxp)
{
	struct i915_gem_context *ctx;

	/* Keep the context ref so that we can free it immediately ourselves */
	ctx = i915_gem_context_get(fetch_and_zero(ctxp));
	GEM_BUG_ON(!i915_gem_context_is_kernel(ctx));

	context_close(ctx);
	i915_gem_context_free(ctx);
}

607 608
struct i915_gem_context *
i915_gem_context_create_kernel(struct drm_i915_private *i915, int prio)
609 610
{
	struct i915_gem_context *ctx;
611
	int err;
612

613
	ctx = i915_gem_create_context(i915, 0);
614 615 616
	if (IS_ERR(ctx))
		return ctx;

617 618 619 620 621 622
	err = i915_gem_context_pin_hw_id(ctx);
	if (err) {
		destroy_kernel_context(&ctx);
		return ERR_PTR(err);
	}

623
	i915_gem_context_clear_bannable(ctx);
624
	ctx->sched.priority = I915_USER_PRIORITY(prio);
625 626 627 628 629 630 631
	ctx->ring_size = PAGE_SIZE;

	GEM_BUG_ON(!i915_gem_context_is_kernel(ctx));

	return ctx;
}

632
static void init_contexts(struct drm_i915_private *i915)
633
{
634 635
	mutex_init(&i915->contexts.mutex);
	INIT_LIST_HEAD(&i915->contexts.list);
636

637 638 639 640 641
	/* Using the simple ida interface, the max is limited by sizeof(int) */
	BUILD_BUG_ON(MAX_CONTEXT_HW_ID > INT_MAX);
	BUILD_BUG_ON(GEN11_MAX_CONTEXT_HW_ID > INT_MAX);
	ida_init(&i915->contexts.hw_ida);
	INIT_LIST_HEAD(&i915->contexts.hw_id_list);
642

643 644
	INIT_WORK(&i915->contexts.free_work, contexts_free_worker);
	init_llist_head(&i915->contexts.free_list);
645 646
}

647 648
static bool needs_preempt_context(struct drm_i915_private *i915)
{
649
	return USES_GUC_SUBMISSION(i915);
650 651
}

652
int i915_gem_contexts_init(struct drm_i915_private *dev_priv)
653
{
654
	struct i915_gem_context *ctx;
655

656
	/* Reassure ourselves we are only called once */
657
	GEM_BUG_ON(dev_priv->kernel_context);
658
	GEM_BUG_ON(dev_priv->preempt_context);
659

660
	init_contexts(dev_priv);
661

662
	/* lowest priority; idle task */
663
	ctx = i915_gem_context_create_kernel(dev_priv, I915_PRIORITY_MIN);
664
	if (IS_ERR(ctx)) {
665
		DRM_ERROR("Failed to create default global context\n");
666
		return PTR_ERR(ctx);
667
	}
668 669
	/*
	 * For easy recognisablity, we want the kernel context to be 0 and then
670 671 672 673
	 * all user contexts will have non-zero hw_id. Kernel contexts are
	 * permanently pinned, so that we never suffer a stall and can
	 * use them from any allocation context (e.g. for evicting other
	 * contexts and from inside the shrinker).
674 675
	 */
	GEM_BUG_ON(ctx->hw_id);
676
	GEM_BUG_ON(!atomic_read(&ctx->hw_id_pin_count));
677
	dev_priv->kernel_context = ctx;
678

679
	/* highest priority; preempting task */
680 681 682 683 684 685
	if (needs_preempt_context(dev_priv)) {
		ctx = i915_gem_context_create_kernel(dev_priv, INT_MAX);
		if (!IS_ERR(ctx))
			dev_priv->preempt_context = ctx;
		else
			DRM_ERROR("Failed to create preempt context; disabling preemption\n");
686
	}
687

688
	DRM_DEBUG_DRIVER("%s context support initialized\n",
689 690
			 DRIVER_CAPS(dev_priv)->has_logical_contexts ?
			 "logical" : "fake");
691
	return 0;
692 693
}

694
void i915_gem_contexts_fini(struct drm_i915_private *i915)
695
{
696
	lockdep_assert_held(&i915->drm.struct_mutex);
697

698 699
	if (i915->preempt_context)
		destroy_kernel_context(&i915->preempt_context);
700
	destroy_kernel_context(&i915->kernel_context);
701

702
	/* Must free all deferred contexts (via flush_workqueue) first */
703
	GEM_BUG_ON(!list_empty(&i915->contexts.hw_id_list));
704
	ida_destroy(&i915->contexts.hw_ida);
705 706
}

707 708
static int context_idr_cleanup(int id, void *p, void *data)
{
709
	context_close(p);
710
	return 0;
711 712
}

713 714
static int vm_idr_cleanup(int id, void *p, void *data)
{
715
	i915_vm_put(p);
716 717 718
	return 0;
}

719 720 721 722 723 724
static int gem_context_register(struct i915_gem_context *ctx,
				struct drm_i915_file_private *fpriv)
{
	int ret;

	ctx->file_priv = fpriv;
725 726
	if (ctx->vm)
		ctx->vm->file = fpriv;
727 728 729 730 731 732 733 734 735 736

	ctx->pid = get_task_pid(current, PIDTYPE_PID);
	ctx->name = kasprintf(GFP_KERNEL, "%s[%d]",
			      current->comm, pid_nr(ctx->pid));
	if (!ctx->name) {
		ret = -ENOMEM;
		goto err_pid;
	}

	/* And finally expose ourselves to userspace via the idr */
737
	mutex_lock(&fpriv->context_idr_lock);
738
	ret = idr_alloc(&fpriv->context_idr, ctx, 0, 0, GFP_KERNEL);
739
	mutex_unlock(&fpriv->context_idr_lock);
740 741
	if (ret >= 0)
		goto out;
742 743 744 745

	kfree(fetch_and_zero(&ctx->name));
err_pid:
	put_pid(fetch_and_zero(&ctx->pid));
746
out:
747 748 749
	return ret;
}

750 751
int i915_gem_context_open(struct drm_i915_private *i915,
			  struct drm_file *file)
752 753
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
754
	struct i915_gem_context *ctx;
755
	int err;
756

757
	mutex_init(&file_priv->context_idr_lock);
758 759 760 761
	mutex_init(&file_priv->vm_idr_lock);

	idr_init(&file_priv->context_idr);
	idr_init_base(&file_priv->vm_idr, 1);
762

763
	mutex_lock(&i915->drm.struct_mutex);
764
	ctx = i915_gem_create_context(i915, 0);
765
	mutex_unlock(&i915->drm.struct_mutex);
766
	if (IS_ERR(ctx)) {
767 768
		err = PTR_ERR(ctx);
		goto err;
769 770
	}

771
	err = gem_context_register(ctx, file_priv);
772
	if (err < 0)
773 774
		goto err_ctx;

775
	GEM_BUG_ON(i915_gem_context_is_kernel(ctx));
776
	GEM_BUG_ON(err > 0);
777

778
	return 0;
779 780 781

err_ctx:
	context_close(ctx);
782
err:
783
	idr_destroy(&file_priv->vm_idr);
784
	idr_destroy(&file_priv->context_idr);
785 786
	mutex_destroy(&file_priv->vm_idr_lock);
	mutex_destroy(&file_priv->context_idr_lock);
787
	return err;
788 789
}

790
void i915_gem_context_close(struct drm_file *file)
791
{
792
	struct drm_i915_file_private *file_priv = file->driver_priv;
793

794
	idr_for_each(&file_priv->context_idr, context_idr_cleanup, NULL);
795
	idr_destroy(&file_priv->context_idr);
796
	mutex_destroy(&file_priv->context_idr_lock);
797 798 799 800 801 802 803 804 805 806 807 808

	idr_for_each(&file_priv->vm_idr, vm_idr_cleanup, NULL);
	idr_destroy(&file_priv->vm_idr);
	mutex_destroy(&file_priv->vm_idr_lock);
}

int i915_gem_vm_create_ioctl(struct drm_device *dev, void *data,
			     struct drm_file *file)
{
	struct drm_i915_private *i915 = to_i915(dev);
	struct drm_i915_gem_vm_control *args = data;
	struct drm_i915_file_private *file_priv = file->driver_priv;
809
	struct i915_ppgtt *ppgtt;
810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835
	int err;

	if (!HAS_FULL_PPGTT(i915))
		return -ENODEV;

	if (args->flags)
		return -EINVAL;

	ppgtt = i915_ppgtt_create(i915);
	if (IS_ERR(ppgtt))
		return PTR_ERR(ppgtt);

	ppgtt->vm.file = file_priv;

	if (args->extensions) {
		err = i915_user_extensions(u64_to_user_ptr(args->extensions),
					   NULL, 0,
					   ppgtt);
		if (err)
			goto err_put;
	}

	err = mutex_lock_interruptible(&file_priv->vm_idr_lock);
	if (err)
		goto err_put;

836
	err = idr_alloc(&file_priv->vm_idr, &ppgtt->vm, 0, 0, GFP_KERNEL);
837 838 839
	if (err < 0)
		goto err_unlock;

840
	GEM_BUG_ON(err == 0); /* reserved for invalid/unassigned ppgtt */
841 842 843 844 845 846 847 848 849

	mutex_unlock(&file_priv->vm_idr_lock);

	args->vm_id = err;
	return 0;

err_unlock:
	mutex_unlock(&file_priv->vm_idr_lock);
err_put:
850
	i915_vm_put(&ppgtt->vm);
851 852 853 854 855 856 857 858
	return err;
}

int i915_gem_vm_destroy_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file)
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct drm_i915_gem_vm_control *args = data;
859
	struct i915_address_space *vm;
860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876
	int err;
	u32 id;

	if (args->flags)
		return -EINVAL;

	if (args->extensions)
		return -EINVAL;

	id = args->vm_id;
	if (!id)
		return -ENOENT;

	err = mutex_lock_interruptible(&file_priv->vm_idr_lock);
	if (err)
		return err;

877
	vm = idr_remove(&file_priv->vm_idr, id);
878 879

	mutex_unlock(&file_priv->vm_idr_lock);
880
	if (!vm)
881 882
		return -ENOENT;

883
	i915_vm_put(vm);
884
	return 0;
885 886
}

887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903
struct context_barrier_task {
	struct i915_active base;
	void (*task)(void *data);
	void *data;
};

static void cb_retire(struct i915_active *base)
{
	struct context_barrier_task *cb = container_of(base, typeof(*cb), base);

	if (cb->task)
		cb->task(cb->data);

	i915_active_fini(&cb->base);
	kfree(cb);
}

904
I915_SELFTEST_DECLARE(static intel_engine_mask_t context_barrier_inject_fault);
905
static int context_barrier_task(struct i915_gem_context *ctx,
906
				intel_engine_mask_t engines,
907
				bool (*skip)(struct intel_context *ce, void *data),
908
				int (*emit)(struct i915_request *rq, void *data),
909 910 911 912 913
				void (*task)(void *data),
				void *data)
{
	struct drm_i915_private *i915 = ctx->i915;
	struct context_barrier_task *cb;
914 915
	struct i915_gem_engines_iter it;
	struct intel_context *ce;
916 917 918 919 920 921 922 923 924
	int err = 0;

	lockdep_assert_held(&i915->drm.struct_mutex);
	GEM_BUG_ON(!task);

	cb = kmalloc(sizeof(*cb), GFP_KERNEL);
	if (!cb)
		return -ENOMEM;

925 926 927 928 929 930
	i915_active_init(i915, &cb->base, NULL, cb_retire);
	err = i915_active_acquire(&cb->base);
	if (err) {
		kfree(cb);
		return err;
	}
931

932
	for_each_gem_engine(ce, i915_gem_context_lock_engines(ctx), it) {
933 934 935
		struct i915_request *rq;

		if (I915_SELFTEST_ONLY(context_barrier_inject_fault &
936
				       ce->engine->mask)) {
937 938 939 940
			err = -ENXIO;
			break;
		}

941 942 943 944
		if (!(ce->engine->mask & engines))
			continue;

		if (skip && skip(ce, data))
945 946
			continue;

947
		rq = intel_context_create_request(ce);
948 949 950 951 952
		if (IS_ERR(rq)) {
			err = PTR_ERR(rq);
			break;
		}

953 954 955 956 957 958
		err = 0;
		if (emit)
			err = emit(rq, data);
		if (err == 0)
			err = i915_active_ref(&cb->base, rq->fence.context, rq);

959 960 961 962
		i915_request_add(rq);
		if (err)
			break;
	}
963
	i915_gem_context_unlock_engines(ctx);
964 965 966 967 968 969 970 971 972

	cb->task = err ? NULL : task; /* caller needs to unwind instead */
	cb->data = data;

	i915_active_release(&cb->base);

	return err;
}

973 974
static int get_ppgtt(struct drm_i915_file_private *file_priv,
		     struct i915_gem_context *ctx,
975 976
		     struct drm_i915_gem_context_param *args)
{
977
	struct i915_address_space *vm;
978 979
	int ret;

980
	if (!ctx->vm)
981 982 983 984 985 986 987
		return -ENODEV;

	/* XXX rcu acquire? */
	ret = mutex_lock_interruptible(&ctx->i915->drm.struct_mutex);
	if (ret)
		return ret;

988
	vm = i915_vm_get(ctx->vm);
989 990 991 992 993 994
	mutex_unlock(&ctx->i915->drm.struct_mutex);

	ret = mutex_lock_interruptible(&file_priv->vm_idr_lock);
	if (ret)
		goto err_put;

995
	ret = idr_alloc(&file_priv->vm_idr, vm, 0, 0, GFP_KERNEL);
996 997 998
	GEM_BUG_ON(!ret);
	if (ret < 0)
		goto err_unlock;
999

1000
	i915_vm_get(vm);
1001 1002

	args->size = 0;
1003
	args->value = ret;
1004 1005 1006 1007 1008

	ret = 0;
err_unlock:
	mutex_unlock(&file_priv->vm_idr_lock);
err_put:
1009
	i915_vm_put(vm);
1010 1011 1012 1013 1014
	return ret;
}

static void set_ppgtt_barrier(void *data)
{
1015
	struct i915_address_space *old = data;
1016

1017 1018
	if (INTEL_GEN(old->i915) < 8)
		gen6_ppgtt_unpin_all(i915_vm_to_ppgtt(old));
1019

1020
	i915_vm_put(old);
1021 1022 1023 1024
}

static int emit_ppgtt_update(struct i915_request *rq, void *data)
{
1025
	struct i915_address_space *vm = rq->gem_context->vm;
1026
	struct intel_engine_cs *engine = rq->engine;
1027
	u32 base = engine->mmio_base;
1028 1029 1030
	u32 *cs;
	int i;

1031
	if (i915_vm_is_4lvl(vm)) {
1032
		struct i915_ppgtt *ppgtt = i915_vm_to_ppgtt(vm);
1033
		const dma_addr_t pd_daddr = px_dma(ppgtt->pd);
1034 1035 1036 1037 1038 1039 1040

		cs = intel_ring_begin(rq, 6);
		if (IS_ERR(cs))
			return PTR_ERR(cs);

		*cs++ = MI_LOAD_REGISTER_IMM(2);

1041
		*cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, 0));
1042
		*cs++ = upper_32_bits(pd_daddr);
1043
		*cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_LDW(base, 0));
1044 1045 1046 1047 1048
		*cs++ = lower_32_bits(pd_daddr);

		*cs++ = MI_NOOP;
		intel_ring_advance(rq, cs);
	} else if (HAS_LOGICAL_RING_CONTEXTS(engine->i915)) {
1049
		struct i915_ppgtt *ppgtt = i915_vm_to_ppgtt(vm);
1050

1051 1052 1053 1054 1055 1056 1057 1058
		cs = intel_ring_begin(rq, 4 * GEN8_3LVL_PDPES + 2);
		if (IS_ERR(cs))
			return PTR_ERR(cs);

		*cs++ = MI_LOAD_REGISTER_IMM(2 * GEN8_3LVL_PDPES);
		for (i = GEN8_3LVL_PDPES; i--; ) {
			const dma_addr_t pd_daddr = i915_page_dir_dma_addr(ppgtt, i);

1059
			*cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, i));
1060
			*cs++ = upper_32_bits(pd_daddr);
1061
			*cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_LDW(base, i));
1062 1063 1064 1065 1066 1067
			*cs++ = lower_32_bits(pd_daddr);
		}
		*cs++ = MI_NOOP;
		intel_ring_advance(rq, cs);
	} else {
		/* ppGTT is not part of the legacy context image */
1068
		gen6_ppgtt_pin(i915_vm_to_ppgtt(vm));
1069 1070 1071 1072 1073
	}

	return 0;
}

1074 1075 1076 1077 1078 1079 1080 1081
static bool skip_ppgtt_update(struct intel_context *ce, void *data)
{
	if (HAS_LOGICAL_RING_CONTEXTS(ce->engine->i915))
		return !ce->state;
	else
		return !atomic_read(&ce->pin_count);
}

1082 1083
static int set_ppgtt(struct drm_i915_file_private *file_priv,
		     struct i915_gem_context *ctx,
1084 1085
		     struct drm_i915_gem_context_param *args)
{
1086
	struct i915_address_space *vm, *old;
1087 1088 1089 1090 1091
	int err;

	if (args->size)
		return -EINVAL;

1092
	if (!ctx->vm)
1093 1094 1095 1096 1097 1098 1099 1100 1101
		return -ENODEV;

	if (upper_32_bits(args->value))
		return -ENOENT;

	err = mutex_lock_interruptible(&file_priv->vm_idr_lock);
	if (err)
		return err;

1102 1103 1104
	vm = idr_find(&file_priv->vm_idr, args->value);
	if (vm)
		i915_vm_get(vm);
1105
	mutex_unlock(&file_priv->vm_idr_lock);
1106
	if (!vm)
1107 1108 1109 1110 1111 1112
		return -ENOENT;

	err = mutex_lock_interruptible(&ctx->i915->drm.struct_mutex);
	if (err)
		goto out;

1113
	if (vm == ctx->vm)
1114 1115 1116
		goto unlock;

	/* Teardown the existing obj:vma cache, it will have to be rebuilt. */
1117
	mutex_lock(&ctx->mutex);
1118
	lut_close(ctx);
1119
	mutex_unlock(&ctx->mutex);
1120

1121
	old = __set_ppgtt(ctx, vm);
1122 1123 1124 1125 1126 1127 1128

	/*
	 * We need to flush any requests using the current ppgtt before
	 * we release it as the requests do not hold a reference themselves,
	 * only indirectly through the context.
	 */
	err = context_barrier_task(ctx, ALL_ENGINES,
1129
				   skip_ppgtt_update,
1130 1131 1132 1133
				   emit_ppgtt_update,
				   set_ppgtt_barrier,
				   old);
	if (err) {
1134
		ctx->vm = old;
1135
		ctx->desc_template = default_desc_template(ctx->i915, old);
1136
		i915_vm_put(vm);
1137 1138 1139 1140 1141 1142
	}

unlock:
	mutex_unlock(&ctx->i915->drm.struct_mutex);

out:
1143
	i915_vm_put(vm);
1144 1145 1146
	return err;
}

1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164
static int gen8_emit_rpcs_config(struct i915_request *rq,
				 struct intel_context *ce,
				 struct intel_sseu sseu)
{
	u64 offset;
	u32 *cs;

	cs = intel_ring_begin(rq, 4);
	if (IS_ERR(cs))
		return PTR_ERR(cs);

	offset = i915_ggtt_offset(ce->state) +
		 LRC_STATE_PN * PAGE_SIZE +
		 (CTX_R_PWR_CLK_STATE + 1) * 4;

	*cs++ = MI_STORE_DWORD_IMM_GEN4 | MI_USE_GGTT;
	*cs++ = lower_32_bits(offset);
	*cs++ = upper_32_bits(offset);
1165
	*cs++ = intel_sseu_make_rpcs(rq->i915, &sseu);
1166 1167 1168 1169 1170 1171 1172

	intel_ring_advance(rq, cs);

	return 0;
}

static int
1173
gen8_modify_rpcs(struct intel_context *ce, struct intel_sseu sseu)
1174
{
1175
	struct i915_request *rq;
1176 1177
	int ret;

1178
	lockdep_assert_held(&ce->pin_mutex);
1179

1180 1181 1182 1183 1184 1185 1186 1187
	/*
	 * If the context is not idle, we have to submit an ordered request to
	 * modify its context image via the kernel context (writing to our own
	 * image, or into the registers directory, does not stick). Pristine
	 * and idle contexts will be configured on pinning.
	 */
	if (!intel_context_is_pinned(ce))
		return 0;
1188

1189
	rq = i915_request_create(ce->engine->kernel_context);
1190 1191
	if (IS_ERR(rq))
		return PTR_ERR(rq);
1192 1193

	/* Queue this switch after all other activity by this context. */
1194
	ret = i915_active_request_set(&ce->ring->timeline->last_request, rq);
1195 1196 1197 1198 1199 1200 1201 1202 1203 1204
	if (ret)
		goto out_add;

	/*
	 * Guarantee context image and the timeline remains pinned until the
	 * modifying request is retired by setting the ce activity tracker.
	 *
	 * But we only need to take one pin on the account of it. Or in other
	 * words transfer the pinned ce object to tracked active request.
	 */
1205 1206 1207 1208 1209 1210
	GEM_BUG_ON(i915_active_is_idle(&ce->active));
	ret = i915_active_ref(&ce->active, rq->fence.context, rq);
	if (ret)
		goto out_add;

	ret = gen8_emit_rpcs_config(rq, ce, sseu);
1211 1212 1213 1214 1215 1216 1217

out_add:
	i915_request_add(rq);
	return ret;
}

static int
1218 1219
__intel_context_reconfigure_sseu(struct intel_context *ce,
				 struct intel_sseu sseu)
1220
{
1221
	int ret;
1222

1223
	GEM_BUG_ON(INTEL_GEN(ce->gem_context->i915) < 8);
1224

1225 1226 1227
	ret = intel_context_lock_pinned(ce);
	if (ret)
		return ret;
1228

1229 1230
	/* Nothing to do if unmodified. */
	if (!memcmp(&ce->sseu, &sseu, sizeof(sseu)))
1231
		goto unlock;
1232

1233
	ret = gen8_modify_rpcs(ce, sseu);
1234 1235 1236
	if (!ret)
		ce->sseu = sseu;

1237
unlock:
1238
	intel_context_unlock_pinned(ce);
1239 1240 1241 1242
	return ret;
}

static int
1243
intel_context_reconfigure_sseu(struct intel_context *ce, struct intel_sseu sseu)
1244
{
1245
	struct drm_i915_private *i915 = ce->gem_context->i915;
1246 1247
	int ret;

1248
	ret = mutex_lock_interruptible(&i915->drm.struct_mutex);
1249 1250 1251
	if (ret)
		return ret;

1252
	ret = __intel_context_reconfigure_sseu(ce, sseu);
1253

1254
	mutex_unlock(&i915->drm.struct_mutex);
1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361

	return ret;
}

static int
user_to_context_sseu(struct drm_i915_private *i915,
		     const struct drm_i915_gem_context_param_sseu *user,
		     struct intel_sseu *context)
{
	const struct sseu_dev_info *device = &RUNTIME_INFO(i915)->sseu;

	/* No zeros in any field. */
	if (!user->slice_mask || !user->subslice_mask ||
	    !user->min_eus_per_subslice || !user->max_eus_per_subslice)
		return -EINVAL;

	/* Max > min. */
	if (user->max_eus_per_subslice < user->min_eus_per_subslice)
		return -EINVAL;

	/*
	 * Some future proofing on the types since the uAPI is wider than the
	 * current internal implementation.
	 */
	if (overflows_type(user->slice_mask, context->slice_mask) ||
	    overflows_type(user->subslice_mask, context->subslice_mask) ||
	    overflows_type(user->min_eus_per_subslice,
			   context->min_eus_per_subslice) ||
	    overflows_type(user->max_eus_per_subslice,
			   context->max_eus_per_subslice))
		return -EINVAL;

	/* Check validity against hardware. */
	if (user->slice_mask & ~device->slice_mask)
		return -EINVAL;

	if (user->subslice_mask & ~device->subslice_mask[0])
		return -EINVAL;

	if (user->max_eus_per_subslice > device->max_eus_per_subslice)
		return -EINVAL;

	context->slice_mask = user->slice_mask;
	context->subslice_mask = user->subslice_mask;
	context->min_eus_per_subslice = user->min_eus_per_subslice;
	context->max_eus_per_subslice = user->max_eus_per_subslice;

	/* Part specific restrictions. */
	if (IS_GEN(i915, 11)) {
		unsigned int hw_s = hweight8(device->slice_mask);
		unsigned int hw_ss_per_s = hweight8(device->subslice_mask[0]);
		unsigned int req_s = hweight8(context->slice_mask);
		unsigned int req_ss = hweight8(context->subslice_mask);

		/*
		 * Only full subslice enablement is possible if more than one
		 * slice is turned on.
		 */
		if (req_s > 1 && req_ss != hw_ss_per_s)
			return -EINVAL;

		/*
		 * If more than four (SScount bitfield limit) subslices are
		 * requested then the number has to be even.
		 */
		if (req_ss > 4 && (req_ss & 1))
			return -EINVAL;

		/*
		 * If only one slice is enabled and subslice count is below the
		 * device full enablement, it must be at most half of the all
		 * available subslices.
		 */
		if (req_s == 1 && req_ss < hw_ss_per_s &&
		    req_ss > (hw_ss_per_s / 2))
			return -EINVAL;

		/* ABI restriction - VME use case only. */

		/* All slices or one slice only. */
		if (req_s != 1 && req_s != hw_s)
			return -EINVAL;

		/*
		 * Half subslices or full enablement only when one slice is
		 * enabled.
		 */
		if (req_s == 1 &&
		    (req_ss != hw_ss_per_s && req_ss != (hw_ss_per_s / 2)))
			return -EINVAL;

		/* No EU configuration changes. */
		if ((user->min_eus_per_subslice !=
		     device->max_eus_per_subslice) ||
		    (user->max_eus_per_subslice !=
		     device->max_eus_per_subslice))
			return -EINVAL;
	}

	return 0;
}

static int set_sseu(struct i915_gem_context *ctx,
		    struct drm_i915_gem_context_param *args)
{
	struct drm_i915_private *i915 = ctx->i915;
	struct drm_i915_gem_context_param_sseu user_sseu;
1362
	struct intel_context *ce;
1363
	struct intel_sseu sseu;
1364
	unsigned long lookup;
1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376
	int ret;

	if (args->size < sizeof(user_sseu))
		return -EINVAL;

	if (!IS_GEN(i915, 11))
		return -ENODEV;

	if (copy_from_user(&user_sseu, u64_to_user_ptr(args->value),
			   sizeof(user_sseu)))
		return -EFAULT;

1377
	if (user_sseu.rsvd)
1378 1379
		return -EINVAL;

1380 1381 1382 1383 1384 1385 1386 1387
	if (user_sseu.flags & ~(I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX))
		return -EINVAL;

	lookup = 0;
	if (user_sseu.flags & I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX)
		lookup |= LOOKUP_USER_INDEX;

	ce = lookup_user_engine(ctx, lookup, &user_sseu.engine);
1388 1389
	if (IS_ERR(ce))
		return PTR_ERR(ce);
1390 1391

	/* Only render engine supports RPCS configuration. */
1392 1393 1394 1395
	if (ce->engine->class != RENDER_CLASS) {
		ret = -ENODEV;
		goto out_ce;
	}
1396 1397 1398

	ret = user_to_context_sseu(i915, &user_sseu, &sseu);
	if (ret)
1399
		goto out_ce;
1400

1401
	ret = intel_context_reconfigure_sseu(ce, sseu);
1402
	if (ret)
1403
		goto out_ce;
1404 1405 1406

	args->size = sizeof(user_sseu);

1407 1408 1409
out_ce:
	intel_context_put(ce);
	return ret;
1410 1411
}

1412 1413 1414 1415 1416
struct set_engines {
	struct i915_gem_context *ctx;
	struct i915_gem_engines *engines;
};

1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508
static int
set_engines__load_balance(struct i915_user_extension __user *base, void *data)
{
	struct i915_context_engines_load_balance __user *ext =
		container_of_user(base, typeof(*ext), base);
	const struct set_engines *set = data;
	struct intel_engine_cs *stack[16];
	struct intel_engine_cs **siblings;
	struct intel_context *ce;
	u16 num_siblings, idx;
	unsigned int n;
	int err;

	if (!HAS_EXECLISTS(set->ctx->i915))
		return -ENODEV;

	if (USES_GUC_SUBMISSION(set->ctx->i915))
		return -ENODEV; /* not implement yet */

	if (get_user(idx, &ext->engine_index))
		return -EFAULT;

	if (idx >= set->engines->num_engines) {
		DRM_DEBUG("Invalid placement value, %d >= %d\n",
			  idx, set->engines->num_engines);
		return -EINVAL;
	}

	idx = array_index_nospec(idx, set->engines->num_engines);
	if (set->engines->engines[idx]) {
		DRM_DEBUG("Invalid placement[%d], already occupied\n", idx);
		return -EEXIST;
	}

	if (get_user(num_siblings, &ext->num_siblings))
		return -EFAULT;

	err = check_user_mbz(&ext->flags);
	if (err)
		return err;

	err = check_user_mbz(&ext->mbz64);
	if (err)
		return err;

	siblings = stack;
	if (num_siblings > ARRAY_SIZE(stack)) {
		siblings = kmalloc_array(num_siblings,
					 sizeof(*siblings),
					 GFP_KERNEL);
		if (!siblings)
			return -ENOMEM;
	}

	for (n = 0; n < num_siblings; n++) {
		struct i915_engine_class_instance ci;

		if (copy_from_user(&ci, &ext->engines[n], sizeof(ci))) {
			err = -EFAULT;
			goto out_siblings;
		}

		siblings[n] = intel_engine_lookup_user(set->ctx->i915,
						       ci.engine_class,
						       ci.engine_instance);
		if (!siblings[n]) {
			DRM_DEBUG("Invalid sibling[%d]: { class:%d, inst:%d }\n",
				  n, ci.engine_class, ci.engine_instance);
			err = -EINVAL;
			goto out_siblings;
		}
	}

	ce = intel_execlists_create_virtual(set->ctx, siblings, n);
	if (IS_ERR(ce)) {
		err = PTR_ERR(ce);
		goto out_siblings;
	}

	if (cmpxchg(&set->engines->engines[idx], NULL, ce)) {
		intel_context_put(ce);
		err = -EEXIST;
		goto out_siblings;
	}

out_siblings:
	if (siblings != stack)
		kfree(siblings);

	return err;
}

1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591
static int
set_engines__bond(struct i915_user_extension __user *base, void *data)
{
	struct i915_context_engines_bond __user *ext =
		container_of_user(base, typeof(*ext), base);
	const struct set_engines *set = data;
	struct i915_engine_class_instance ci;
	struct intel_engine_cs *virtual;
	struct intel_engine_cs *master;
	u16 idx, num_bonds;
	int err, n;

	if (get_user(idx, &ext->virtual_index))
		return -EFAULT;

	if (idx >= set->engines->num_engines) {
		DRM_DEBUG("Invalid index for virtual engine: %d >= %d\n",
			  idx, set->engines->num_engines);
		return -EINVAL;
	}

	idx = array_index_nospec(idx, set->engines->num_engines);
	if (!set->engines->engines[idx]) {
		DRM_DEBUG("Invalid engine at %d\n", idx);
		return -EINVAL;
	}
	virtual = set->engines->engines[idx]->engine;

	err = check_user_mbz(&ext->flags);
	if (err)
		return err;

	for (n = 0; n < ARRAY_SIZE(ext->mbz64); n++) {
		err = check_user_mbz(&ext->mbz64[n]);
		if (err)
			return err;
	}

	if (copy_from_user(&ci, &ext->master, sizeof(ci)))
		return -EFAULT;

	master = intel_engine_lookup_user(set->ctx->i915,
					  ci.engine_class, ci.engine_instance);
	if (!master) {
		DRM_DEBUG("Unrecognised master engine: { class:%u, instance:%u }\n",
			  ci.engine_class, ci.engine_instance);
		return -EINVAL;
	}

	if (get_user(num_bonds, &ext->num_bonds))
		return -EFAULT;

	for (n = 0; n < num_bonds; n++) {
		struct intel_engine_cs *bond;

		if (copy_from_user(&ci, &ext->engines[n], sizeof(ci)))
			return -EFAULT;

		bond = intel_engine_lookup_user(set->ctx->i915,
						ci.engine_class,
						ci.engine_instance);
		if (!bond) {
			DRM_DEBUG("Unrecognised engine[%d] for bonding: { class:%d, instance: %d }\n",
				  n, ci.engine_class, ci.engine_instance);
			return -EINVAL;
		}

		/*
		 * A non-virtual engine has no siblings to choose between; and
		 * a submit fence will always be directed to the one engine.
		 */
		if (intel_engine_is_virtual(virtual)) {
			err = intel_virtual_engine_attach_bond(virtual,
							       master,
							       bond);
			if (err)
				return err;
		}
	}

	return 0;
}

1592
static const i915_user_extension_fn set_engines__extensions[] = {
1593
	[I915_CONTEXT_ENGINES_EXT_LOAD_BALANCE] = set_engines__load_balance,
1594
	[I915_CONTEXT_ENGINES_EXT_BOND] = set_engines__bond,
1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637
};

static int
set_engines(struct i915_gem_context *ctx,
	    const struct drm_i915_gem_context_param *args)
{
	struct i915_context_param_engines __user *user =
		u64_to_user_ptr(args->value);
	struct set_engines set = { .ctx = ctx };
	unsigned int num_engines, n;
	u64 extensions;
	int err;

	if (!args->size) { /* switch back to legacy user_ring_map */
		if (!i915_gem_context_user_engines(ctx))
			return 0;

		set.engines = default_engines(ctx);
		if (IS_ERR(set.engines))
			return PTR_ERR(set.engines);

		goto replace;
	}

	BUILD_BUG_ON(!IS_ALIGNED(sizeof(*user), sizeof(*user->engines)));
	if (args->size < sizeof(*user) ||
	    !IS_ALIGNED(args->size, sizeof(*user->engines))) {
		DRM_DEBUG("Invalid size for engine array: %d\n",
			  args->size);
		return -EINVAL;
	}

	/*
	 * Note that I915_EXEC_RING_MASK limits execbuf to only using the
	 * first 64 engines defined here.
	 */
	num_engines = (args->size - sizeof(*user)) / sizeof(*user->engines);

	set.engines = kmalloc(struct_size(set.engines, engines, num_engines),
			      GFP_KERNEL);
	if (!set.engines)
		return -ENOMEM;

1638
	init_rcu_head(&set.engines->rcu);
1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691
	for (n = 0; n < num_engines; n++) {
		struct i915_engine_class_instance ci;
		struct intel_engine_cs *engine;

		if (copy_from_user(&ci, &user->engines[n], sizeof(ci))) {
			__free_engines(set.engines, n);
			return -EFAULT;
		}

		if (ci.engine_class == (u16)I915_ENGINE_CLASS_INVALID &&
		    ci.engine_instance == (u16)I915_ENGINE_CLASS_INVALID_NONE) {
			set.engines->engines[n] = NULL;
			continue;
		}

		engine = intel_engine_lookup_user(ctx->i915,
						  ci.engine_class,
						  ci.engine_instance);
		if (!engine) {
			DRM_DEBUG("Invalid engine[%d]: { class:%d, instance:%d }\n",
				  n, ci.engine_class, ci.engine_instance);
			__free_engines(set.engines, n);
			return -ENOENT;
		}

		set.engines->engines[n] = intel_context_create(ctx, engine);
		if (!set.engines->engines[n]) {
			__free_engines(set.engines, n);
			return -ENOMEM;
		}
	}
	set.engines->num_engines = num_engines;

	err = -EFAULT;
	if (!get_user(extensions, &user->extensions))
		err = i915_user_extensions(u64_to_user_ptr(extensions),
					   set_engines__extensions,
					   ARRAY_SIZE(set_engines__extensions),
					   &set);
	if (err) {
		free_engines(set.engines);
		return err;
	}

replace:
	mutex_lock(&ctx->engines_mutex);
	if (args->size)
		i915_gem_context_set_user_engines(ctx);
	else
		i915_gem_context_clear_user_engines(ctx);
	rcu_swap_protected(ctx->engines, set.engines, 1);
	mutex_unlock(&ctx->engines_mutex);

1692
	call_rcu(&set.engines->rcu, free_engines_rcu);
1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706

	return 0;
}

static struct i915_gem_engines *
__copy_engines(struct i915_gem_engines *e)
{
	struct i915_gem_engines *copy;
	unsigned int n;

	copy = kmalloc(struct_size(e, engines, e->num_engines), GFP_KERNEL);
	if (!copy)
		return ERR_PTR(-ENOMEM);

1707
	init_rcu_head(&copy->rcu);
1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793
	for (n = 0; n < e->num_engines; n++) {
		if (e->engines[n])
			copy->engines[n] = intel_context_get(e->engines[n]);
		else
			copy->engines[n] = NULL;
	}
	copy->num_engines = n;

	return copy;
}

static int
get_engines(struct i915_gem_context *ctx,
	    struct drm_i915_gem_context_param *args)
{
	struct i915_context_param_engines __user *user;
	struct i915_gem_engines *e;
	size_t n, count, size;
	int err = 0;

	err = mutex_lock_interruptible(&ctx->engines_mutex);
	if (err)
		return err;

	e = NULL;
	if (i915_gem_context_user_engines(ctx))
		e = __copy_engines(i915_gem_context_engines(ctx));
	mutex_unlock(&ctx->engines_mutex);
	if (IS_ERR_OR_NULL(e)) {
		args->size = 0;
		return PTR_ERR_OR_ZERO(e);
	}

	count = e->num_engines;

	/* Be paranoid in case we have an impedance mismatch */
	if (!check_struct_size(user, engines, count, &size)) {
		err = -EINVAL;
		goto err_free;
	}
	if (overflows_type(size, args->size)) {
		err = -EINVAL;
		goto err_free;
	}

	if (!args->size) {
		args->size = size;
		goto err_free;
	}

	if (args->size < size) {
		err = -EINVAL;
		goto err_free;
	}

	user = u64_to_user_ptr(args->value);
	if (!access_ok(user, size)) {
		err = -EFAULT;
		goto err_free;
	}

	if (put_user(0, &user->extensions)) {
		err = -EFAULT;
		goto err_free;
	}

	for (n = 0; n < count; n++) {
		struct i915_engine_class_instance ci = {
			.engine_class = I915_ENGINE_CLASS_INVALID,
			.engine_instance = I915_ENGINE_CLASS_INVALID_NONE,
		};

		if (e->engines[n]) {
			ci.engine_class = e->engines[n]->engine->uabi_class;
			ci.engine_instance = e->engines[n]->engine->instance;
		}

		if (copy_to_user(&user->engines[n], &ci, sizeof(ci))) {
			err = -EFAULT;
			goto err_free;
		}
	}

	args->size = size;

err_free:
1794
	free_engines(e);
1795 1796 1797
	return err;
}

1798 1799
static int ctx_setparam(struct drm_i915_file_private *fpriv,
			struct i915_gem_context *ctx,
1800
			struct drm_i915_gem_context_param *args)
1801
{
1802
	int ret = 0;
1803 1804

	switch (args->param) {
1805
	case I915_CONTEXT_PARAM_NO_ZEROMAP:
1806
		if (args->size)
1807
			ret = -EINVAL;
1808 1809 1810 1811
		else if (args->value)
			set_bit(UCONTEXT_NO_ZEROMAP, &ctx->user_flags);
		else
			clear_bit(UCONTEXT_NO_ZEROMAP, &ctx->user_flags);
1812
		break;
1813

1814
	case I915_CONTEXT_PARAM_NO_ERROR_CAPTURE:
1815
		if (args->size)
1816
			ret = -EINVAL;
1817 1818 1819 1820
		else if (args->value)
			i915_gem_context_set_no_error_capture(ctx);
		else
			i915_gem_context_clear_no_error_capture(ctx);
1821
		break;
1822

1823 1824 1825 1826 1827
	case I915_CONTEXT_PARAM_BANNABLE:
		if (args->size)
			ret = -EINVAL;
		else if (!capable(CAP_SYS_ADMIN) && !args->value)
			ret = -EPERM;
1828 1829
		else if (args->value)
			i915_gem_context_set_bannable(ctx);
1830
		else
1831
			i915_gem_context_clear_bannable(ctx);
1832
		break;
1833

1834 1835 1836 1837 1838 1839 1840 1841 1842
	case I915_CONTEXT_PARAM_RECOVERABLE:
		if (args->size)
			ret = -EINVAL;
		else if (args->value)
			i915_gem_context_set_recoverable(ctx);
		else
			i915_gem_context_clear_recoverable(ctx);
		break;

1843 1844
	case I915_CONTEXT_PARAM_PRIORITY:
		{
1845
			s64 priority = args->value;
1846 1847 1848

			if (args->size)
				ret = -EINVAL;
1849
			else if (!(ctx->i915->caps.scheduler & I915_SCHEDULER_CAP_PRIORITY))
1850 1851 1852 1853 1854 1855 1856 1857
				ret = -ENODEV;
			else if (priority > I915_CONTEXT_MAX_USER_PRIORITY ||
				 priority < I915_CONTEXT_MIN_USER_PRIORITY)
				ret = -EINVAL;
			else if (priority > I915_CONTEXT_DEFAULT_PRIORITY &&
				 !capable(CAP_SYS_NICE))
				ret = -EPERM;
			else
1858 1859
				ctx->sched.priority =
					I915_USER_PRIORITY(priority);
1860 1861
		}
		break;
1862

1863 1864 1865
	case I915_CONTEXT_PARAM_SSEU:
		ret = set_sseu(ctx, args);
		break;
1866 1867

	case I915_CONTEXT_PARAM_VM:
1868
		ret = set_ppgtt(fpriv, ctx, args);
1869 1870
		break;

1871 1872 1873 1874
	case I915_CONTEXT_PARAM_ENGINES:
		ret = set_engines(ctx, args);
		break;

1875
	case I915_CONTEXT_PARAM_BAN_PERIOD:
1876 1877 1878 1879 1880
	default:
		ret = -EINVAL;
		break;
	}

1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899
	return ret;
}

struct create_ext {
	struct i915_gem_context *ctx;
	struct drm_i915_file_private *fpriv;
};

static int create_setparam(struct i915_user_extension __user *ext, void *data)
{
	struct drm_i915_gem_context_create_ext_setparam local;
	const struct create_ext *arg = data;

	if (copy_from_user(&local, ext, sizeof(local)))
		return -EFAULT;

	if (local.param.ctx_id)
		return -EINVAL;

1900
	return ctx_setparam(arg->fpriv, arg->ctx, &local.param);
1901 1902
}

1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914
static int clone_engines(struct i915_gem_context *dst,
			 struct i915_gem_context *src)
{
	struct i915_gem_engines *e = i915_gem_context_lock_engines(src);
	struct i915_gem_engines *clone;
	bool user_engines;
	unsigned long n;

	clone = kmalloc(struct_size(e, engines, e->num_engines), GFP_KERNEL);
	if (!clone)
		goto err_unlock;

1915
	init_rcu_head(&clone->rcu);
1916
	for (n = 0; n < e->num_engines; n++) {
1917 1918
		struct intel_engine_cs *engine;

1919 1920 1921 1922
		if (!e->engines[n]) {
			clone->engines[n] = NULL;
			continue;
		}
1923
		engine = e->engines[n]->engine;
1924

1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939
		/*
		 * Virtual engines are singletons; they can only exist
		 * inside a single context, because they embed their
		 * HW context... As each virtual context implies a single
		 * timeline (each engine can only dequeue a single request
		 * at any time), it would be surprising for two contexts
		 * to use the same engine. So let's create a copy of
		 * the virtual engine instead.
		 */
		if (intel_engine_is_virtual(engine))
			clone->engines[n] =
				intel_execlists_clone_virtual(dst, engine);
		else
			clone->engines[n] = intel_context_create(dst, engine);
		if (IS_ERR_OR_NULL(clone->engines[n])) {
1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020
			__free_engines(clone, n);
			goto err_unlock;
		}
	}
	clone->num_engines = n;

	user_engines = i915_gem_context_user_engines(src);
	i915_gem_context_unlock_engines(src);

	free_engines(dst->engines);
	RCU_INIT_POINTER(dst->engines, clone);
	if (user_engines)
		i915_gem_context_set_user_engines(dst);
	else
		i915_gem_context_clear_user_engines(dst);
	return 0;

err_unlock:
	i915_gem_context_unlock_engines(src);
	return -ENOMEM;
}

static int clone_flags(struct i915_gem_context *dst,
		       struct i915_gem_context *src)
{
	dst->user_flags = src->user_flags;
	return 0;
}

static int clone_schedattr(struct i915_gem_context *dst,
			   struct i915_gem_context *src)
{
	dst->sched = src->sched;
	return 0;
}

static int clone_sseu(struct i915_gem_context *dst,
		      struct i915_gem_context *src)
{
	struct i915_gem_engines *e = i915_gem_context_lock_engines(src);
	struct i915_gem_engines *clone;
	unsigned long n;
	int err;

	clone = dst->engines; /* no locking required; sole access */
	if (e->num_engines != clone->num_engines) {
		err = -EINVAL;
		goto unlock;
	}

	for (n = 0; n < e->num_engines; n++) {
		struct intel_context *ce = e->engines[n];

		if (clone->engines[n]->engine->class != ce->engine->class) {
			/* Must have compatible engine maps! */
			err = -EINVAL;
			goto unlock;
		}

		/* serialises with set_sseu */
		err = intel_context_lock_pinned(ce);
		if (err)
			goto unlock;

		clone->engines[n]->sseu = ce->sseu;
		intel_context_unlock_pinned(ce);
	}

	err = 0;
unlock:
	i915_gem_context_unlock_engines(src);
	return err;
}

static int clone_timeline(struct i915_gem_context *dst,
			  struct i915_gem_context *src)
{
	if (src->timeline) {
		GEM_BUG_ON(src->timeline == dst->timeline);

		if (dst->timeline)
2021 2022
			intel_timeline_put(dst->timeline);
		dst->timeline = intel_timeline_get(src->timeline);
2023 2024 2025 2026 2027 2028 2029 2030
	}

	return 0;
}

static int clone_vm(struct i915_gem_context *dst,
		    struct i915_gem_context *src)
{
2031
	struct i915_address_space *vm;
2032 2033 2034

	rcu_read_lock();
	do {
2035 2036
		vm = READ_ONCE(src->vm);
		if (!vm)
2037 2038
			break;

2039
		if (!kref_get_unless_zero(&vm->ref))
2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056
			continue;

		/*
		 * This ppgtt may have be reallocated between
		 * the read and the kref, and reassigned to a third
		 * context. In order to avoid inadvertent sharing
		 * of this ppgtt with that third context (and not
		 * src), we have to confirm that we have the same
		 * ppgtt after passing through the strong memory
		 * barrier implied by a successful
		 * kref_get_unless_zero().
		 *
		 * Once we have acquired the current ppgtt of src,
		 * we no longer care if it is released from src, as
		 * it cannot be reallocated elsewhere.
		 */

2057
		if (vm == READ_ONCE(src->vm))
2058 2059
			break;

2060
		i915_vm_put(vm);
2061 2062 2063
	} while (1);
	rcu_read_unlock();

2064 2065 2066
	if (vm) {
		__assign_ppgtt(dst, vm);
		i915_vm_put(vm);
2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122
	}

	return 0;
}

static int create_clone(struct i915_user_extension __user *ext, void *data)
{
	static int (* const fn[])(struct i915_gem_context *dst,
				  struct i915_gem_context *src) = {
#define MAP(x, y) [ilog2(I915_CONTEXT_CLONE_##x)] = y
		MAP(ENGINES, clone_engines),
		MAP(FLAGS, clone_flags),
		MAP(SCHEDATTR, clone_schedattr),
		MAP(SSEU, clone_sseu),
		MAP(TIMELINE, clone_timeline),
		MAP(VM, clone_vm),
#undef MAP
	};
	struct drm_i915_gem_context_create_ext_clone local;
	const struct create_ext *arg = data;
	struct i915_gem_context *dst = arg->ctx;
	struct i915_gem_context *src;
	int err, bit;

	if (copy_from_user(&local, ext, sizeof(local)))
		return -EFAULT;

	BUILD_BUG_ON(GENMASK(BITS_PER_TYPE(local.flags) - 1, ARRAY_SIZE(fn)) !=
		     I915_CONTEXT_CLONE_UNKNOWN);

	if (local.flags & I915_CONTEXT_CLONE_UNKNOWN)
		return -EINVAL;

	if (local.rsvd)
		return -EINVAL;

	rcu_read_lock();
	src = __i915_gem_context_lookup_rcu(arg->fpriv, local.clone_id);
	rcu_read_unlock();
	if (!src)
		return -ENOENT;

	GEM_BUG_ON(src == dst);

	for (bit = 0; bit < ARRAY_SIZE(fn); bit++) {
		if (!(local.flags & BIT(bit)))
			continue;

		err = fn[bit](dst, src);
		if (err)
			return err;
	}

	return 0;
}

2123 2124
static const i915_user_extension_fn create_extensions[] = {
	[I915_CONTEXT_CREATE_EXT_SETPARAM] = create_setparam,
2125
	[I915_CONTEXT_CREATE_EXT_CLONE] = create_clone,
2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162
};

static bool client_is_banned(struct drm_i915_file_private *file_priv)
{
	return atomic_read(&file_priv->ban_score) >= I915_CLIENT_SCORE_BANNED;
}

int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
				  struct drm_file *file)
{
	struct drm_i915_private *i915 = to_i915(dev);
	struct drm_i915_gem_context_create_ext *args = data;
	struct create_ext ext_data;
	int ret;

	if (!DRIVER_CAPS(i915)->has_logical_contexts)
		return -ENODEV;

	if (args->flags & I915_CONTEXT_CREATE_FLAGS_UNKNOWN)
		return -EINVAL;

	ret = i915_terminally_wedged(i915);
	if (ret)
		return ret;

	ext_data.fpriv = file->driver_priv;
	if (client_is_banned(ext_data.fpriv)) {
		DRM_DEBUG("client %s[%d] banned from creating ctx\n",
			  current->comm,
			  pid_nr(get_task_pid(current, PIDTYPE_PID)));
		return -EIO;
	}

	ret = i915_mutex_lock_interruptible(dev);
	if (ret)
		return ret;

2163
	ext_data.ctx = i915_gem_create_context(i915, args->flags);
2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220
	mutex_unlock(&dev->struct_mutex);
	if (IS_ERR(ext_data.ctx))
		return PTR_ERR(ext_data.ctx);

	if (args->flags & I915_CONTEXT_CREATE_FLAGS_USE_EXTENSIONS) {
		ret = i915_user_extensions(u64_to_user_ptr(args->extensions),
					   create_extensions,
					   ARRAY_SIZE(create_extensions),
					   &ext_data);
		if (ret)
			goto err_ctx;
	}

	ret = gem_context_register(ext_data.ctx, ext_data.fpriv);
	if (ret < 0)
		goto err_ctx;

	args->ctx_id = ret;
	DRM_DEBUG("HW context %d created\n", args->ctx_id);

	return 0;

err_ctx:
	context_close(ext_data.ctx);
	return ret;
}

int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
				   struct drm_file *file)
{
	struct drm_i915_gem_context_destroy *args = data;
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct i915_gem_context *ctx;

	if (args->pad != 0)
		return -EINVAL;

	if (!args->ctx_id)
		return -ENOENT;

	if (mutex_lock_interruptible(&file_priv->context_idr_lock))
		return -EINTR;

	ctx = idr_remove(&file_priv->context_idr, args->ctx_id);
	mutex_unlock(&file_priv->context_idr_lock);
	if (!ctx)
		return -ENOENT;

	context_close(ctx);
	return 0;
}

static int get_sseu(struct i915_gem_context *ctx,
		    struct drm_i915_gem_context_param *args)
{
	struct drm_i915_gem_context_param_sseu user_sseu;
	struct intel_context *ce;
2221
	unsigned long lookup;
2222
	int err;
2223 2224 2225 2226 2227 2228 2229 2230 2231 2232

	if (args->size == 0)
		goto out;
	else if (args->size < sizeof(user_sseu))
		return -EINVAL;

	if (copy_from_user(&user_sseu, u64_to_user_ptr(args->value),
			   sizeof(user_sseu)))
		return -EFAULT;

2233
	if (user_sseu.rsvd)
2234 2235
		return -EINVAL;

2236 2237 2238 2239 2240 2241 2242 2243
	if (user_sseu.flags & ~(I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX))
		return -EINVAL;

	lookup = 0;
	if (user_sseu.flags & I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX)
		lookup |= LOOKUP_USER_INDEX;

	ce = lookup_user_engine(ctx, lookup, &user_sseu.engine);
2244 2245 2246
	if (IS_ERR(ce))
		return PTR_ERR(ce);

2247 2248 2249 2250 2251 2252
	err = intel_context_lock_pinned(ce); /* serialises with set_sseu */
	if (err) {
		intel_context_put(ce);
		return err;
	}

2253 2254 2255 2256 2257
	user_sseu.slice_mask = ce->sseu.slice_mask;
	user_sseu.subslice_mask = ce->sseu.subslice_mask;
	user_sseu.min_eus_per_subslice = ce->sseu.min_eus_per_subslice;
	user_sseu.max_eus_per_subslice = ce->sseu.max_eus_per_subslice;

2258 2259
	intel_context_unlock_pinned(ce);
	intel_context_put(ce);
2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290

	if (copy_to_user(u64_to_user_ptr(args->value), &user_sseu,
			 sizeof(user_sseu)))
		return -EFAULT;

out:
	args->size = sizeof(user_sseu);

	return 0;
}

int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data,
				    struct drm_file *file)
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct drm_i915_gem_context_param *args = data;
	struct i915_gem_context *ctx;
	int ret = 0;

	ctx = i915_gem_context_lookup(file_priv, args->ctx_id);
	if (!ctx)
		return -ENOENT;

	switch (args->param) {
	case I915_CONTEXT_PARAM_NO_ZEROMAP:
		args->size = 0;
		args->value = test_bit(UCONTEXT_NO_ZEROMAP, &ctx->user_flags);
		break;

	case I915_CONTEXT_PARAM_GTT_SIZE:
		args->size = 0;
2291 2292
		if (ctx->vm)
			args->value = ctx->vm->total;
2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323
		else if (to_i915(dev)->mm.aliasing_ppgtt)
			args->value = to_i915(dev)->mm.aliasing_ppgtt->vm.total;
		else
			args->value = to_i915(dev)->ggtt.vm.total;
		break;

	case I915_CONTEXT_PARAM_NO_ERROR_CAPTURE:
		args->size = 0;
		args->value = i915_gem_context_no_error_capture(ctx);
		break;

	case I915_CONTEXT_PARAM_BANNABLE:
		args->size = 0;
		args->value = i915_gem_context_is_bannable(ctx);
		break;

	case I915_CONTEXT_PARAM_RECOVERABLE:
		args->size = 0;
		args->value = i915_gem_context_is_recoverable(ctx);
		break;

	case I915_CONTEXT_PARAM_PRIORITY:
		args->size = 0;
		args->value = ctx->sched.priority >> I915_USER_PRIORITY_SHIFT;
		break;

	case I915_CONTEXT_PARAM_SSEU:
		ret = get_sseu(ctx, args);
		break;

	case I915_CONTEXT_PARAM_VM:
2324
		ret = get_ppgtt(file_priv, ctx, args);
2325 2326
		break;

2327 2328 2329 2330
	case I915_CONTEXT_PARAM_ENGINES:
		ret = get_engines(ctx, args);
		break;

2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352
	case I915_CONTEXT_PARAM_BAN_PERIOD:
	default:
		ret = -EINVAL;
		break;
	}

	i915_gem_context_put(ctx);
	return ret;
}

int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data,
				    struct drm_file *file)
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct drm_i915_gem_context_param *args = data;
	struct i915_gem_context *ctx;
	int ret;

	ctx = i915_gem_context_lookup(file_priv, args->ctx_id);
	if (!ctx)
		return -ENOENT;

2353
	ret = ctx_setparam(file_priv, ctx, args);
2354

2355
	i915_gem_context_put(ctx);
2356 2357
	return ret;
}
2358 2359 2360 2361

int i915_gem_context_reset_stats_ioctl(struct drm_device *dev,
				       void *data, struct drm_file *file)
{
2362
	struct drm_i915_private *dev_priv = to_i915(dev);
2363
	struct drm_i915_reset_stats *args = data;
2364
	struct i915_gem_context *ctx;
2365 2366 2367 2368 2369
	int ret;

	if (args->flags || args->pad)
		return -EINVAL;

2370 2371 2372 2373 2374
	ret = -ENOENT;
	rcu_read_lock();
	ctx = __i915_gem_context_lookup_rcu(file->driver_priv, args->ctx_id);
	if (!ctx)
		goto out;
2375

2376 2377 2378 2379 2380 2381
	/*
	 * We opt for unserialised reads here. This may result in tearing
	 * in the extremely unlikely event of a GPU hang on this context
	 * as we are querying them. If we need that extra layer of protection,
	 * we should wrap the hangstats with a seqlock.
	 */
2382 2383 2384 2385 2386 2387

	if (capable(CAP_SYS_ADMIN))
		args->reset_count = i915_reset_count(&dev_priv->gpu_error);
	else
		args->reset_count = 0;

2388 2389
	args->batch_active = atomic_read(&ctx->guilty_count);
	args->batch_pending = atomic_read(&ctx->active_count);
2390

2391 2392 2393 2394
	ret = 0;
out:
	rcu_read_unlock();
	return ret;
2395
}
2396

2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423
int __i915_gem_context_pin_hw_id(struct i915_gem_context *ctx)
{
	struct drm_i915_private *i915 = ctx->i915;
	int err = 0;

	mutex_lock(&i915->contexts.mutex);

	GEM_BUG_ON(i915_gem_context_is_closed(ctx));

	if (list_empty(&ctx->hw_id_link)) {
		GEM_BUG_ON(atomic_read(&ctx->hw_id_pin_count));

		err = assign_hw_id(i915, &ctx->hw_id);
		if (err)
			goto out_unlock;

		list_add_tail(&ctx->hw_id_link, &i915->contexts.hw_id_list);
	}

	GEM_BUG_ON(atomic_read(&ctx->hw_id_pin_count) == ~0u);
	atomic_inc(&ctx->hw_id_pin_count);

out_unlock:
	mutex_unlock(&i915->contexts.mutex);
	return err;
}

2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440
/* GEM context-engines iterator: for_each_gem_engine() */
struct intel_context *
i915_gem_engines_iter_next(struct i915_gem_engines_iter *it)
{
	const struct i915_gem_engines *e = it->engines;
	struct intel_context *ctx;

	do {
		if (it->idx >= e->num_engines)
			return NULL;

		ctx = e->engines[it->idx++];
	} while (!ctx);

	return ctx;
}

2441 2442
#if IS_ENABLED(CONFIG_DRM_I915_SELFTEST)
#include "selftests/mock_context.c"
2443
#include "selftests/i915_gem_context.c"
2444
#endif
2445

2446
static void i915_global_gem_context_shrink(void)
2447
{
2448
	kmem_cache_shrink(global.slab_luts);
2449 2450
}

2451
static void i915_global_gem_context_exit(void)
2452
{
2453
	kmem_cache_destroy(global.slab_luts);
2454 2455
}

2456 2457 2458
static struct i915_global_gem_context global = { {
	.shrink = i915_global_gem_context_shrink,
	.exit = i915_global_gem_context_exit,
2459 2460
} };

2461
int __init i915_global_gem_context_init(void)
2462
{
2463 2464 2465 2466 2467 2468
	global.slab_luts = KMEM_CACHE(i915_lut_handle, 0);
	if (!global.slab_luts)
		return -ENOMEM;

	i915_global_register(&global.base);
	return 0;
2469
}