mpc8xx_pic.c 4.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/stddef.h>
#include <linux/init.h>
#include <linux/sched.h>
#include <linux/signal.h>
#include <linux/irq.h>
#include <linux/dma-mapping.h>
#include <asm/prom.h>
#include <asm/irq.h>
#include <asm/io.h>
#include <asm/8xx_immap.h>

#include "mpc8xx_pic.h"


#define PIC_VEC_SPURRIOUS      15

extern int cpm_get_irq(struct pt_regs *regs);

static struct irq_host *mpc8xx_pic_host;
#define NR_MASK_WORDS   ((NR_IRQS + 31) / 32)
static unsigned long ppc_cached_irq_mask[NR_MASK_WORDS];
24
static sysconf8xx_t __iomem *siu_reg;
25 26 27

int cpm_get_irq(struct pt_regs *regs);

28
static void mpc8xx_unmask_irq(struct irq_data *d)
29 30
{
	int	bit, word;
31
	unsigned int irq_nr = (unsigned int)irq_map[d->irq].hwirq;
32 33 34 35 36 37 38 39

	bit = irq_nr & 0x1f;
	word = irq_nr >> 5;

	ppc_cached_irq_mask[word] |= (1 << (31-bit));
	out_be32(&siu_reg->sc_simask, ppc_cached_irq_mask[word]);
}

40
static void mpc8xx_mask_irq(struct irq_data *d)
41 42
{
	int	bit, word;
43
	unsigned int irq_nr = (unsigned int)irq_map[d->irq].hwirq;
44 45 46 47 48 49 50 51

	bit = irq_nr & 0x1f;
	word = irq_nr >> 5;

	ppc_cached_irq_mask[word] &= ~(1 << (31-bit));
	out_be32(&siu_reg->sc_simask, ppc_cached_irq_mask[word]);
}

52
static void mpc8xx_ack(struct irq_data *d)
53 54
{
	int	bit;
55
	unsigned int irq_nr = (unsigned int)irq_map[d->irq].hwirq;
56 57 58 59 60

	bit = irq_nr & 0x1f;
	out_be32(&siu_reg->sc_sipend, 1 << (31-bit));
}

61
static void mpc8xx_end_irq(struct irq_data *d)
62 63
{
	int bit, word;
64
	unsigned int irq_nr = (unsigned int)irq_map[d->irq].hwirq;
65 66 67 68 69 70 71 72

	bit = irq_nr & 0x1f;
	word = irq_nr >> 5;

	ppc_cached_irq_mask[word] |= (1 << (31-bit));
	out_be32(&siu_reg->sc_simask, ppc_cached_irq_mask[word]);
}

73
static int mpc8xx_set_irq_type(struct irq_data *d, unsigned int flow_type)
74 75
{
	if (flow_type & IRQ_TYPE_EDGE_FALLING) {
76
		irq_hw_number_t hw = (unsigned int)irq_map[d->irq].hwirq;
77 78 79 80 81 82
		unsigned int siel = in_be32(&siu_reg->sc_siel);

		/* only external IRQ senses are programmable */
		if ((hw & 1) == 0) {
			siel |= (0x80000000 >> hw);
			out_be32(&siu_reg->sc_siel, siel);
83
			__irq_set_handler_locked(d->irq, handle_edge_irq);
84 85 86 87 88 89
		}
	}
	return 0;
}

static struct irq_chip mpc8xx_pic = {
90
	.name = "MPC8XX SIU",
91 92 93 94 95
	.irq_unmask = mpc8xx_unmask_irq,
	.irq_mask = mpc8xx_mask_irq,
	.irq_ack = mpc8xx_ack,
	.irq_eoi = mpc8xx_end_irq,
	.irq_set_type = mpc8xx_set_irq_type,
96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119
};

unsigned int mpc8xx_get_irq(void)
{
	int irq;

	/* For MPC8xx, read the SIVEC register and shift the bits down
	 * to get the irq number.
	 */
	irq = in_be32(&siu_reg->sc_sivec) >> 26;

	if (irq == PIC_VEC_SPURRIOUS)
		irq = NO_IRQ;

        return irq_linear_revmap(mpc8xx_pic_host, irq);

}

static int mpc8xx_pic_host_map(struct irq_host *h, unsigned int virq,
			  irq_hw_number_t hw)
{
	pr_debug("mpc8xx_pic_host_map(%d, 0x%lx)\n", virq, hw);

	/* Set default irq handle */
120
	irq_set_chip_and_handler(virq, &mpc8xx_pic, handle_level_irq);
121 122 123 124 125
	return 0;
}


static int mpc8xx_pic_host_xlate(struct irq_host *h, struct device_node *ct,
126
			    const u32 *intspec, unsigned int intsize,
127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153
			    irq_hw_number_t *out_hwirq, unsigned int *out_flags)
{
	static unsigned char map_pic_senses[4] = {
		IRQ_TYPE_EDGE_RISING,
		IRQ_TYPE_LEVEL_LOW,
		IRQ_TYPE_LEVEL_HIGH,
		IRQ_TYPE_EDGE_FALLING,
	};

	*out_hwirq = intspec[0];
	if (intsize > 1 && intspec[1] < 4)
		*out_flags = map_pic_senses[intspec[1]];
	else
		*out_flags = IRQ_TYPE_NONE;

	return 0;
}


static struct irq_host_ops mpc8xx_pic_host_ops = {
	.map = mpc8xx_pic_host_map,
	.xlate = mpc8xx_pic_host_xlate,
};

int mpc8xx_pic_init(void)
{
	struct resource res;
154
	struct device_node *np;
155 156
	int ret;

157 158 159
	np = of_find_compatible_node(NULL, NULL, "fsl,pq1-pic");
	if (np == NULL)
		np = of_find_node_by_type(NULL, "mpc8xx-pic");
160
	if (np == NULL) {
161
		printk(KERN_ERR "Could not find fsl,pq1-pic node\n");
162 163 164 165 166
		return -ENOMEM;
	}

	ret = of_address_to_resource(np, 0, &res);
	if (ret)
167
		goto out;
168

169
	siu_reg = ioremap(res.start, res.end - res.start + 1);
170 171 172 173
	if (siu_reg == NULL) {
		ret = -EINVAL;
		goto out;
	}
174

175
	mpc8xx_pic_host = irq_alloc_host(np, IRQ_HOST_MAP_LINEAR,
176
					 64, &mpc8xx_pic_host_ops, 64);
177 178 179
	if (mpc8xx_pic_host == NULL) {
		printk(KERN_ERR "MPC8xx PIC: failed to allocate irq host!\n");
		ret = -ENOMEM;
180
		goto out;
181
	}
182
	return 0;
183

184 185
out:
	of_node_put(np);
186 187
	return ret;
}