r8a7790-lager.dts 2.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11
/*
 * Device Tree Source for the Lager board
 *
 * Copyright (C) 2013 Renesas Solutions Corp.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

/dts-v1/;
12
#include "r8a7790.dtsi"
13
#include <dt-bindings/gpio/gpio.h>
14 15 16 17 18 19

/ {
	model = "Lager";
	compatible = "renesas,lager", "renesas,r8a7790";

	chosen {
20
		bootargs = "console=ttySC6,115200 ignore_loglevel rw root=/dev/nfs ip=dhcp";
21 22 23 24 25 26 27
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0 0x40000000 0 0x80000000>;
	};

28 29 30 31 32
	memory@180000000 {
		device_type = "memory";
		reg = <1 0x80000000 0 0x80000000>;
	};

33 34 35 36
	lbsc {
		#address-cells = <1>;
		#size-cells = <1>;
	};
37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

	leds {
		compatible = "gpio-leds";
		led6 {
			gpios = <&gpio4 22 GPIO_ACTIVE_HIGH>;
		};
		led7 {
			gpios = <&gpio4 23 GPIO_ACTIVE_HIGH>;
		};
		led8 {
			gpios = <&gpio5 17 GPIO_ACTIVE_HIGH>;
		};
	};

	fixedregulator3v3: fixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};
};

61 62 63 64
&extal_clk {
	clock-frequency = <20000000>;
};

65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82
&pfc {
	pinctrl-0 = <&scif0_pins &scif1_pins>;
	pinctrl-names = "default";

	scif0_pins: serial0 {
		renesas,groups = "scif0_data";
		renesas,function = "scif0";
	};

	scif1_pins: serial1 {
		renesas,groups = "scif1_data";
		renesas,function = "scif1";
	};

	mmc1_pins: mmc1 {
		renesas,groups = "mmc1_data8", "mmc1_ctrl";
		renesas,function = "mmc1";
	};
83 84 85 86 87

	qspi_pins: spi {
		renesas,groups = "qspi_ctrl", "qspi_data4";
		renesas,function = "qspi";
	};
88 89 90 91 92 93 94 95 96 97
};

&mmcif1 {
	pinctrl-0 = <&mmc1_pins>;
	pinctrl-names = "default";

	vmmc-supply = <&fixedregulator3v3>;
	bus-width = <8>;
	non-removable;
	status = "okay";
98
};
99 100 101 102

&sata1 {
	status = "okay";
};
103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133

&spi {
	pinctrl-0 = <&qspi_pins>;
	pinctrl-names = "default";

	status = "okay";

	flash: flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spansion,s25fl512s";
		reg = <0>;
		spi-max-frequency = <30000000>;
		m25p,fast-read;

		partition@0 {
			label = "loader";
			reg = <0x00000000 0x00040000>;
			read-only;
		};
		partition@40000 {
			label = "user";
			reg = <0x00040000 0x00400000>;
			read-only;
		};
		partition@440000 {
			label = "flash";
			reg = <0x00440000 0x03bc0000>;
		};
	};
};