pm.c 11.1 KB
Newer Older
1 2
/*
 * Copyright (c) 2011-2012 Samsung Electronics Co., Ltd.
3 4
 *		http://www.samsung.com
 *
5
 * EXYNOS - Power Management support
6 7 8 9 10 11 12 13 14 15 16 17
 *
 * Based on arch/arm/mach-s3c2410/pm.c
 * Copyright (c) 2006 Simtec Electronics
 *	Ben Dooks <ben@simtec.co.uk>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/init.h>
#include <linux/suspend.h>
18
#include <linux/syscore_ops.h>
19
#include <linux/cpu_pm.h>
20
#include <linux/io.h>
21
#include <linux/irqchip/arm-gic.h>
22 23
#include <linux/err.h>
#include <linux/clk.h>
24 25 26

#include <asm/cacheflush.h>
#include <asm/hardware/cache-l2x0.h>
27
#include <asm/smp_scu.h>
28
#include <asm/suspend.h>
29

30
#include <plat/pm-common.h>
31
#include <plat/regs-srom.h>
32

33
#include <mach/map.h>
34 35

#include "common.h"
36
#include "regs-pmu.h"
37
#include "regs-sys.h"
38

39 40
#define REG_TABLE_END (-1U)

41 42 43 44 45 46 47 48 49 50
/**
 * struct exynos_wkup_irq - Exynos GIC to PMU IRQ mapping
 * @hwirq: Hardware IRQ signal of the GIC
 * @mask: Mask in PMU wake-up mask register
 */
struct exynos_wkup_irq {
	unsigned int hwirq;
	u32 mask;
};

51 52 53 54
static struct sleep_save exynos5_sys_save[] = {
	SAVE_ITEM(EXYNOS5_SYS_I2C_CFG),
};

55
static struct sleep_save exynos_core_save[] = {
56 57 58 59 60 61
	/* SROM side */
	SAVE_ITEM(S5P_SROM_BW),
	SAVE_ITEM(S5P_SROM_BC0),
	SAVE_ITEM(S5P_SROM_BC1),
	SAVE_ITEM(S5P_SROM_BC2),
	SAVE_ITEM(S5P_SROM_BC3),
62 63
};

64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
struct exynos_pm_data {
	const struct exynos_wkup_irq *wkup_irq;
	struct sleep_save *extra_save;
	int num_extra_save;
	unsigned int wake_disable_mask;
	unsigned int *release_ret_regs;

	void (*pm_prepare)(void);
	void (*pm_resume)(void);
	int (*pm_suspend)(void);
	int (*cpu_suspend)(unsigned long);
};

struct exynos_pm_data *pm_data;

79 80 81 82
/*
 * GIC wake-up support
 */

83
static u32 exynos_irqwake_intmask = 0xffffffff;
84

85 86 87 88 89 90 91 92 93 94 95 96
static const struct exynos_wkup_irq exynos4_wkup_irq[] = {
	{ 76, BIT(1) }, /* RTC alarm */
	{ 77, BIT(2) }, /* RTC tick */
	{ /* sentinel */ },
};

static const struct exynos_wkup_irq exynos5250_wkup_irq[] = {
	{ 75, BIT(1) }, /* RTC alarm */
	{ 76, BIT(2) }, /* RTC tick */
	{ /* sentinel */ },
};

97 98 99 100 101 102 103 104 105 106 107
unsigned int exynos_release_ret_regs[] = {
	S5P_PAD_RET_MAUDIO_OPTION,
	S5P_PAD_RET_GPIO_OPTION,
	S5P_PAD_RET_UART_OPTION,
	S5P_PAD_RET_MMCA_OPTION,
	S5P_PAD_RET_MMCB_OPTION,
	S5P_PAD_RET_EBIA_OPTION,
	S5P_PAD_RET_EBIB_OPTION,
	REG_TABLE_END,
};

108 109 110 111
static int exynos_irq_set_wake(struct irq_data *data, unsigned int state)
{
	const struct exynos_wkup_irq *wkup_irq;

112 113 114
	if (!pm_data->wkup_irq)
		return -ENOENT;
	wkup_irq = pm_data->wkup_irq;
115 116 117 118 119 120 121 122 123 124 125 126 127 128 129

	while (wkup_irq->mask) {
		if (wkup_irq->hwirq == data->hwirq) {
			if (!state)
				exynos_irqwake_intmask |= wkup_irq->mask;
			else
				exynos_irqwake_intmask &= ~wkup_irq->mask;
			return 0;
		}
		++wkup_irq;
	}

	return -ENOENT;
}

130
#define EXYNOS_BOOT_VECTOR_ADDR	(samsung_rev() == EXYNOS4210_REV_1_1 ? \
131 132 133 134
			pmu_base_addr + S5P_INFORM7 : \
			(samsung_rev() == EXYNOS4210_REV_1_0 ? \
			(sysram_base_addr + 0x24) : \
			pmu_base_addr + S5P_INFORM0))
135
#define EXYNOS_BOOT_VECTOR_FLAG	(samsung_rev() == EXYNOS4210_REV_1_1 ? \
136 137 138 139
			pmu_base_addr + S5P_INFORM6 : \
			(samsung_rev() == EXYNOS4210_REV_1_0 ? \
			(sysram_base_addr + 0x20) : \
			pmu_base_addr + S5P_INFORM1))
140

141 142
#define S5P_CHECK_AFTR  0xFCBA0D10
#define S5P_CHECK_SLEEP 0x00000BAD
143

144 145 146
/* For Cortex-A9 Diagnostic and Power control register */
static unsigned int save_arm_register[2];

147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182
static void exynos_cpu_save_register(void)
{
	unsigned long tmp;

	/* Save Power control register */
	asm ("mrc p15, 0, %0, c15, c0, 0"
	     : "=r" (tmp) : : "cc");

	save_arm_register[0] = tmp;

	/* Save Diagnostic register */
	asm ("mrc p15, 0, %0, c15, c0, 1"
	     : "=r" (tmp) : : "cc");

	save_arm_register[1] = tmp;
}

static void exynos_cpu_restore_register(void)
{
	unsigned long tmp;

	/* Restore Power control register */
	tmp = save_arm_register[0];

	asm volatile ("mcr p15, 0, %0, c15, c0, 0"
		      : : "r" (tmp)
		      : "cc");

	/* Restore Diagnostic register */
	tmp = save_arm_register[1];

	asm volatile ("mcr p15, 0, %0, c15, c0, 1"
		      : : "r" (tmp)
		      : "cc");
}

183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258
static void exynos_pm_central_suspend(void)
{
	unsigned long tmp;

	/* Setting Central Sequence Register for power down mode */
	tmp = pmu_raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
	tmp &= ~S5P_CENTRAL_LOWPWR_CFG;
	pmu_raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);
}

static int exynos_pm_central_resume(void)
{
	unsigned long tmp;

	/*
	 * If PMU failed while entering sleep mode, WFI will be
	 * ignored by PMU and then exiting cpu_do_idle().
	 * S5P_CENTRAL_LOWPWR_CFG bit will not be set automatically
	 * in this situation.
	 */
	tmp = pmu_raw_readl(S5P_CENTRAL_SEQ_CONFIGURATION);
	if (!(tmp & S5P_CENTRAL_LOWPWR_CFG)) {
		tmp |= S5P_CENTRAL_LOWPWR_CFG;
		pmu_raw_writel(tmp, S5P_CENTRAL_SEQ_CONFIGURATION);
		/* clear the wakeup state register */
		pmu_raw_writel(0x0, S5P_WAKEUP_STAT);
		/* No need to perform below restore code */
		return -1;
	}

	return 0;
}

/* Ext-GIC nIRQ/nFIQ is the only wakeup source in AFTR */
static void exynos_set_wakeupmask(long mask)
{
	pmu_raw_writel(mask, S5P_WAKEUP_MASK);
}

static void exynos_cpu_set_boot_vector(long flags)
{
	__raw_writel(virt_to_phys(exynos_cpu_resume), EXYNOS_BOOT_VECTOR_ADDR);
	__raw_writel(flags, EXYNOS_BOOT_VECTOR_FLAG);
}

static int exynos_aftr_finisher(unsigned long flags)
{
	exynos_set_wakeupmask(0x0000ff3e);
	exynos_cpu_set_boot_vector(S5P_CHECK_AFTR);
	/* Set value of power down register for aftr mode */
	exynos_sys_powerdown_conf(SYS_AFTR);
	cpu_do_idle();

	return 1;
}

void exynos_enter_aftr(void)
{
	cpu_pm_enter();

	exynos_pm_central_suspend();
	if (read_cpuid_part() == ARM_CPU_PART_CORTEX_A9)
		exynos_cpu_save_register();

	cpu_suspend(0, exynos_aftr_finisher);

	if (read_cpuid_part() == ARM_CPU_PART_CORTEX_A9) {
		scu_enable(S5P_VA_SCU);
		exynos_cpu_restore_register();
	}

	exynos_pm_central_resume();

	cpu_pm_exit();
}

259
static int exynos_cpu_do_idle(void)
260 261 262 263
{
	/* issue the standby signal into the pm unit. */
	cpu_do_idle();

264 265
	pr_info("Failed to suspend the system\n");
	return 1; /* Aborting suspend */
266 267
}

268
static int exynos_cpu_suspend(unsigned long arg)
269
{
270 271 272 273
	flush_cache_all();
	outer_flush_all();
	return exynos_cpu_do_idle();
}
274

275 276
static void exynos_pm_set_wakeup_mask(void)
{
277
	/* Set wake-up mask registers */
278 279
	pmu_raw_writel(exynos_get_eint_wake_mask(), S5P_EINT_WAKEUP_MASK);
	pmu_raw_writel(exynos_irqwake_intmask & ~(1 << 31), S5P_WAKEUP_MASK);
280
}
281

282 283
static void exynos_pm_enter_sleep_mode(void)
{
284
	/* Set value of power down register for sleep mode */
285
	exynos_sys_powerdown_conf(SYS_SLEEP);
286
	pmu_raw_writel(S5P_CHECK_SLEEP, S5P_INFORM1);
287 288

	/* ensure at least INFORM0 has the resume address */
289
	pmu_raw_writel(virt_to_phys(exynos_cpu_resume), S5P_INFORM0);
290 291
}

292 293 294 295 296 297 298 299 300 301 302 303 304 305
static void exynos_pm_prepare(void)
{
	/* Set wake-up mask registers */
	exynos_pm_set_wakeup_mask();

	s3c_pm_do_save(exynos_core_save, ARRAY_SIZE(exynos_core_save));

	 if (pm_data->extra_save)
		s3c_pm_do_save(pm_data->extra_save,
				pm_data->num_extra_save);

	exynos_pm_enter_sleep_mode();
}

306 307 308 309 310
static int exynos_pm_suspend(void)
{
	unsigned long tmp;

	exynos_pm_central_suspend();
311

312
	/* Setting SEQ_OPTION register */
313

314
	tmp = (S5P_USE_STANDBY_WFI0 | S5P_USE_STANDBY_WFE0);
315
	pmu_raw_writel(tmp, S5P_CENTRAL_SEQ_OPTION);
316

317
	if (read_cpuid_part() == ARM_CPU_PART_CORTEX_A9)
318
		exynos_cpu_save_register();
319

320 321 322
	return 0;
}

323 324 325 326 327 328 329 330 331
static void exynos_pm_release_retention(void)
{
	unsigned int i;

	for (i = 0; (pm_data->release_ret_regs[i] != REG_TABLE_END); i++)
		pmu_raw_writel(EXYNOS_WAKEUP_FROM_LOWPWR,
				pm_data->release_ret_regs[i]);
}

332 333 334 335 336
static void exynos_pm_resume(void)
{
	if (exynos_pm_central_resume())
		goto early_wakeup;

337
	if (read_cpuid_part() == ARM_CPU_PART_CORTEX_A9)
338
		exynos_cpu_restore_register();
339

340
	/* For release retention */
341
	exynos_pm_release_retention();
342

343 344 345
	if (pm_data->extra_save)
		s3c_pm_do_restore_core(pm_data->extra_save,
					pm_data->num_extra_save);
346

347
	s3c_pm_do_restore_core(exynos_core_save, ARRAY_SIZE(exynos_core_save));
348

349
	if (read_cpuid_part() == ARM_CPU_PART_CORTEX_A9)
350
		scu_enable(S5P_VA_SCU);
351

352
early_wakeup:
353 354

	/* Clear SLEEP mode set in INFORM1 */
355
	pmu_raw_writel(0x0, S5P_INFORM1);
356 357
}

358 359 360 361 362
/*
 * Suspend Ops
 */

static int exynos_suspend_enter(suspend_state_t state)
363
{
364 365 366 367 368 369 370 371
	int ret;

	s3c_pm_debug_init();

	S3C_PMDBG("%s: suspending the system...\n", __func__);

	S3C_PMDBG("%s: wakeup masks: %08x,%08x\n", __func__,
			exynos_irqwake_intmask, exynos_get_eint_wake_mask());
372

373 374 375 376 377 378 379 380
	if (exynos_irqwake_intmask == -1U
	    && exynos_get_eint_wake_mask() == -1U) {
		pr_err("%s: No wake-up sources!\n", __func__);
		pr_err("%s: Aborting sleep\n", __func__);
		return -EINVAL;
	}

	s3c_pm_save_uarts();
381 382
	if (pm_data->pm_prepare)
		pm_data->pm_prepare();
383 384 385
	flush_cache_all();
	s3c_pm_check_store();

386
	ret = cpu_suspend(0, pm_data->cpu_suspend);
387 388 389 390
	if (ret)
		return ret;

	s3c_pm_restore_uarts();
391

392
	S3C_PMDBG("%s: wakeup stat: %08x\n", __func__,
393
			pmu_raw_readl(S5P_WAKEUP_STAT));
394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420

	s3c_pm_check_restore();

	S3C_PMDBG("%s: resuming the system...\n", __func__);

	return 0;
}

static int exynos_suspend_prepare(void)
{
	s3c_pm_check_prepare();

	return 0;
}

static void exynos_suspend_finish(void)
{
	s3c_pm_check_cleanup();
}

static const struct platform_suspend_ops exynos_suspend_ops = {
	.enter		= exynos_suspend_enter,
	.prepare	= exynos_suspend_prepare,
	.finish		= exynos_suspend_finish,
	.valid		= suspend_valid_only_mem,
};

421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461
static const struct exynos_pm_data exynos4_pm_data = {
	.wkup_irq	= exynos4_wkup_irq,
	.wake_disable_mask = ((0xFF << 8) | (0x1F << 1)),
	.release_ret_regs = exynos_release_ret_regs,
	.pm_suspend	= exynos_pm_suspend,
	.pm_resume	= exynos_pm_resume,
	.pm_prepare	= exynos_pm_prepare,
	.cpu_suspend	= exynos_cpu_suspend,
};

static const struct exynos_pm_data exynos5250_pm_data = {
	.wkup_irq	= exynos5250_wkup_irq,
	.wake_disable_mask = ((0xFF << 8) | (0x1F << 1)),
	.release_ret_regs = exynos_release_ret_regs,
	.extra_save	= exynos5_sys_save,
	.num_extra_save	= ARRAY_SIZE(exynos5_sys_save),
	.pm_suspend	= exynos_pm_suspend,
	.pm_resume	= exynos_pm_resume,
	.pm_prepare	= exynos_pm_prepare,
	.cpu_suspend	= exynos_cpu_suspend,
};

static struct of_device_id exynos_pmu_of_device_ids[] = {
	{
		.compatible = "samsung,exynos4210-pmu",
		.data = &exynos4_pm_data,
	}, {
		.compatible = "samsung,exynos4212-pmu",
		.data = &exynos4_pm_data,
	}, {
		.compatible = "samsung,exynos4412-pmu",
		.data = &exynos4_pm_data,
	}, {
		.compatible = "samsung,exynos5250-pmu",
		.data = &exynos5250_pm_data,
	},
	{ /*sentinel*/ },
};

static struct syscore_ops exynos_pm_syscore_ops;

462 463
void __init exynos_pm_init(void)
{
464
	const struct of_device_id *match;
465
	u32 tmp;
466

467 468 469 470 471 472 473
	of_find_matching_node_and_match(NULL, exynos_pmu_of_device_ids, &match);
	if (!match) {
		pr_err("Failed to find PMU node\n");
		return;
	}
	pm_data = (struct exynos_pm_data *) match->data;

474 475 476
	/* Platform-specific GIC callback */
	gic_arch_extn.irq_set_wake = exynos_irq_set_wake;

477
	/* All wakeup disable */
478
	tmp = pmu_raw_readl(S5P_WAKEUP_MASK);
479
	tmp |= pm_data->wake_disable_mask;
480
	pmu_raw_writel(tmp, S5P_WAKEUP_MASK);
481

482 483 484
	exynos_pm_syscore_ops.suspend	= pm_data->pm_suspend;
	exynos_pm_syscore_ops.resume	= pm_data->pm_resume;

485
	register_syscore_ops(&exynos_pm_syscore_ops);
486
	suspend_set_ops(&exynos_suspend_ops);
487
}
新手
引导
客服 返回
顶部