i915_drv.h 24.7 KB
Newer Older
L
Linus Torvalds 已提交
1 2
/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
 */
D
Dave Airlie 已提交
3
/*
4
 *
L
Linus Torvalds 已提交
5 6
 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
 * All Rights Reserved.
7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the
 * "Software"), to deal in the Software without restriction, including
 * without limitation the rights to use, copy, modify, merge, publish,
 * distribute, sub license, and/or sell copies of the Software, and to
 * permit persons to whom the Software is furnished to do so, subject to
 * the following conditions:
 *
 * The above copyright notice and this permission notice (including the
 * next paragraph) shall be included in all copies or substantial portions
 * of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
D
Dave Airlie 已提交
28
 */
L
Linus Torvalds 已提交
29 30 31 32

#ifndef _I915_DRV_H_
#define _I915_DRV_H_

33
#include "i915_reg.h"
J
Jesse Barnes 已提交
34
#include "intel_bios.h"
35
#include <linux/io-mapping.h>
36

L
Linus Torvalds 已提交
37 38 39 40 41 42 43
/* General customization:
 */

#define DRIVER_AUTHOR		"Tungsten Graphics, Inc."

#define DRIVER_NAME		"i915"
#define DRIVER_DESC		"Intel Graphics"
44
#define DRIVER_DATE		"20080730"
L
Linus Torvalds 已提交
45

46 47 48 49 50
enum pipe {
	PIPE_A = 0,
	PIPE_B,
};

51 52
#define I915_NUM_PIPE	2

L
Linus Torvalds 已提交
53 54 55
/* Interface history:
 *
 * 1.1: Original.
D
Dave Airlie 已提交
56 57
 * 1.2: Add Power Management
 * 1.3: Add vblank support
58
 * 1.4: Fix cmdbuffer path, add heap destroy
59
 * 1.5: Add vblank pipe configuration
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
60 61
 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
 *      - Support vertical blank on secondary display pipe
L
Linus Torvalds 已提交
62 63
 */
#define DRIVER_MAJOR		1
=
=?utf-8?q?Michel_D=C3=A4nzer?= 已提交
64
#define DRIVER_MINOR		6
L
Linus Torvalds 已提交
65 66
#define DRIVER_PATCHLEVEL	0

67 68 69 70 71 72 73 74
#define WATCH_COHERENCY	0
#define WATCH_BUF	0
#define WATCH_EXEC	0
#define WATCH_LRU	0
#define WATCH_RELOC	0
#define WATCH_INACTIVE	0
#define WATCH_PWRITE	0

75 76 77 78 79 80 81 82 83 84 85 86
#define I915_GEM_PHYS_CURSOR_0 1
#define I915_GEM_PHYS_CURSOR_1 2
#define I915_GEM_PHYS_OVERLAY_REGS 3
#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)

struct drm_i915_gem_phys_object {
	int id;
	struct page **page_list;
	drm_dma_handle_t *handle;
	struct drm_gem_object *cur_obj;
};

L
Linus Torvalds 已提交
87 88 89 90 91 92 93 94
typedef struct _drm_i915_ring_buffer {
	int tail_mask;
	unsigned long Size;
	u8 *virtual_start;
	int head;
	int tail;
	int space;
	drm_local_map_t map;
95
	struct drm_gem_object *ring_obj;
L
Linus Torvalds 已提交
96 97 98 99 100 101 102
} drm_i915_ring_buffer_t;

struct mem_block {
	struct mem_block *next;
	struct mem_block *prev;
	int start;
	int size;
103
	struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
L
Linus Torvalds 已提交
104 105
};

106 107 108 109 110
struct opregion_header;
struct opregion_acpi;
struct opregion_swsci;
struct opregion_asle;

111 112 113 114 115 116 117 118
struct intel_opregion {
	struct opregion_header *header;
	struct opregion_acpi *acpi;
	struct opregion_swsci *swsci;
	struct opregion_asle *asle;
	int enabled;
};

119 120 121 122
struct drm_i915_master_private {
	drm_local_map_t *sarea;
	struct _drm_i915_sarea *sarea_priv;
};
123 124 125 126 127
#define I915_FENCE_REG_NONE -1

struct drm_i915_fence_reg {
	struct drm_gem_object *obj;
};
128

L
Linus Torvalds 已提交
129
typedef struct drm_i915_private {
130 131
	struct drm_device *dev;

132 133
	int has_gem;

134
	void __iomem *regs;
L
Linus Torvalds 已提交
135 136 137

	drm_i915_ring_buffer_t ring;

138
	drm_dma_handle_t *status_page_dmah;
L
Linus Torvalds 已提交
139 140
	void *hw_status_page;
	dma_addr_t dma_status_page;
141
	uint32_t counter;
142 143
	unsigned int status_gfx_addr;
	drm_local_map_t hws_map;
144
	struct drm_gem_object *hws_obj;
L
Linus Torvalds 已提交
145

146
	unsigned int cpp;
L
Linus Torvalds 已提交
147 148 149 150 151 152 153
	int back_offset;
	int front_offset;
	int current_page;
	int page_flipping;

	wait_queue_head_t irq_queue;
	atomic_t irq_received;
154 155 156 157 158 159
	/** Protects user_irq_refcount and irq_mask_reg */
	spinlock_t user_irq_lock;
	/** Refcount for i915_user_irq_get() versus i915_user_irq_put(). */
	int user_irq_refcount;
	/** Cached value of IMR to avoid reads in updating the bitfield */
	u32 irq_mask_reg;
160
	u32 pipestat[2];
L
Linus Torvalds 已提交
161

162 163 164
	u32 hotplug_supported_mask;
	struct work_struct hotplug_work;

L
Linus Torvalds 已提交
165 166 167
	int tex_lru_log_granularity;
	int allow_batchbuffer;
	struct mem_block *agp_heap;
D
Dave Airlie 已提交
168
	unsigned int sr01, adpa, ppcr, dvob, dvoc, lvds;
169
	int vblank_pipe;
170

J
Jesse Barnes 已提交
171 172 173 174 175 176
	bool cursor_needs_physical;

	struct drm_mm vram;

	int irq_enabled;

177 178
	struct intel_opregion opregion;

J
Jesse Barnes 已提交
179 180 181 182 183 184 185
	/* LVDS info */
	int backlight_duty_cycle;  /* restore backlight to this value */
	bool panel_wants_dither;
	struct drm_display_mode *panel_fixed_mode;
	struct drm_display_mode *vbt_mode; /* if any */

	/* Feature bits from the VBIOS */
186 187 188 189
	unsigned int int_tv_support:1;
	unsigned int lvds_dither:1;
	unsigned int lvds_vbt:1;
	unsigned int int_crt_support:1;
190 191
	unsigned int lvds_use_ssc:1;
	int lvds_ssc_freq;
J
Jesse Barnes 已提交
192

193 194 195 196
	struct drm_i915_fence_reg fence_regs[16]; /* assume 965 */
	int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
	int num_fence_regs; /* 8 on pre-965, 16 otherwise */

J
Jesse Barnes 已提交
197 198 199 200
	/* Register state */
	u8 saveLBB;
	u32 saveDSPACNTR;
	u32 saveDSPBCNTR;
201
	u32 saveDSPARB;
202
	u32 saveRENDERSTANDBY;
203
	u32 saveHWS;
J
Jesse Barnes 已提交
204 205 206 207 208 209 210 211 212 213 214 215 216 217 218
	u32 savePIPEACONF;
	u32 savePIPEBCONF;
	u32 savePIPEASRC;
	u32 savePIPEBSRC;
	u32 saveFPA0;
	u32 saveFPA1;
	u32 saveDPLL_A;
	u32 saveDPLL_A_MD;
	u32 saveHTOTAL_A;
	u32 saveHBLANK_A;
	u32 saveHSYNC_A;
	u32 saveVTOTAL_A;
	u32 saveVBLANK_A;
	u32 saveVSYNC_A;
	u32 saveBCLRPAT_A;
219
	u32 savePIPEASTAT;
J
Jesse Barnes 已提交
220 221 222
	u32 saveDSPASTRIDE;
	u32 saveDSPASIZE;
	u32 saveDSPAPOS;
223
	u32 saveDSPAADDR;
J
Jesse Barnes 已提交
224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239
	u32 saveDSPASURF;
	u32 saveDSPATILEOFF;
	u32 savePFIT_PGM_RATIOS;
	u32 saveBLC_PWM_CTL;
	u32 saveBLC_PWM_CTL2;
	u32 saveFPB0;
	u32 saveFPB1;
	u32 saveDPLL_B;
	u32 saveDPLL_B_MD;
	u32 saveHTOTAL_B;
	u32 saveHBLANK_B;
	u32 saveHSYNC_B;
	u32 saveVTOTAL_B;
	u32 saveVBLANK_B;
	u32 saveVSYNC_B;
	u32 saveBCLRPAT_B;
240
	u32 savePIPEBSTAT;
J
Jesse Barnes 已提交
241 242 243
	u32 saveDSPBSTRIDE;
	u32 saveDSPBSIZE;
	u32 saveDSPBPOS;
244
	u32 saveDSPBADDR;
J
Jesse Barnes 已提交
245 246
	u32 saveDSPBSURF;
	u32 saveDSPBTILEOFF;
247 248 249
	u32 saveVGA0;
	u32 saveVGA1;
	u32 saveVGA_PD;
J
Jesse Barnes 已提交
250 251 252
	u32 saveVGACNTRL;
	u32 saveADPA;
	u32 saveLVDS;
253 254
	u32 savePP_ON_DELAYS;
	u32 savePP_OFF_DELAYS;
J
Jesse Barnes 已提交
255 256 257 258 259 260
	u32 saveDVOA;
	u32 saveDVOB;
	u32 saveDVOC;
	u32 savePP_ON;
	u32 savePP_OFF;
	u32 savePP_CONTROL;
261
	u32 savePP_DIVISOR;
J
Jesse Barnes 已提交
262 263 264 265 266 267 268
	u32 savePFIT_CONTROL;
	u32 save_palette_a[256];
	u32 save_palette_b[256];
	u32 saveFBC_CFB_BASE;
	u32 saveFBC_LL_BASE;
	u32 saveFBC_CONTROL;
	u32 saveFBC_CONTROL2;
269 270 271
	u32 saveIER;
	u32 saveIIR;
	u32 saveIMR;
272
	u32 saveCACHE_MODE_0;
273
	u32 saveD_STATE;
274
	u32 saveCG_2D_DIS;
275
	u32 saveMI_ARB_STATE;
J
Jesse Barnes 已提交
276 277 278 279 280
	u32 saveSWF0[16];
	u32 saveSWF1[16];
	u32 saveSWF2[3];
	u8 saveMSR;
	u8 saveSR[8];
281
	u8 saveGR[25];
J
Jesse Barnes 已提交
282
	u8 saveAR_INDEX;
283
	u8 saveAR[21];
J
Jesse Barnes 已提交
284
	u8 saveDACMASK;
285
	u8 saveCR[37];
286 287 288 289

	struct {
		struct drm_mm gtt_space;

290
		struct io_mapping *gtt_mapping;
291
		int gtt_mtrr;
292

293 294 295 296
		/**
		 * List of objects currently involved in rendering from the
		 * ringbuffer.
		 *
297 298 299 300
		 * Includes buffers having the contents of their GPU caches
		 * flushed, not necessarily primitives.  last_rendering_seqno
		 * represents when the rendering involved will be completed.
		 *
301 302
		 * A reference is held on the buffer while on this list.
		 */
303
		spinlock_t active_list_lock;
304 305 306 307 308 309 310
		struct list_head active_list;

		/**
		 * List of objects which are not in the ringbuffer but which
		 * still have a write_domain which needs to be flushed before
		 * unbinding.
		 *
311 312
		 * last_rendering_seqno is 0 while an object is in this list.
		 *
313 314 315 316 317 318 319 320
		 * A reference is held on the buffer while on this list.
		 */
		struct list_head flushing_list;

		/**
		 * LRU list of objects which are not in the ringbuffer and
		 * are ready to unbind, but are still in the GTT.
		 *
321 322
		 * last_rendering_seqno is 0 while an object is in this list.
		 *
323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378
		 * A reference is not held on the buffer while on this list,
		 * as merely being GTT-bound shouldn't prevent its being
		 * freed, and we'll pull it off the list in the free path.
		 */
		struct list_head inactive_list;

		/**
		 * List of breadcrumbs associated with GPU requests currently
		 * outstanding.
		 */
		struct list_head request_list;

		/**
		 * We leave the user IRQ off as much as possible,
		 * but this means that requests will finish and never
		 * be retired once the system goes idle. Set a timer to
		 * fire periodically while the ring is running. When it
		 * fires, go retire requests.
		 */
		struct delayed_work retire_work;

		uint32_t next_gem_seqno;

		/**
		 * Waiting sequence number, if any
		 */
		uint32_t waiting_gem_seqno;

		/**
		 * Last seq seen at irq time
		 */
		uint32_t irq_gem_seqno;

		/**
		 * Flag if the X Server, and thus DRM, is not currently in
		 * control of the device.
		 *
		 * This is set between LeaveVT and EnterVT.  It needs to be
		 * replaced with a semaphore.  It also needs to be
		 * transitioned away from for kernel modesetting.
		 */
		int suspended;

		/**
		 * Flag if the hardware appears to be wedged.
		 *
		 * This is set when attempts to idle the device timeout.
		 * It prevents command submission from occuring and makes
		 * every pending request fail
		 */
		int wedged;

		/** Bit 6 swizzling required for X tiling */
		uint32_t bit_6_swizzle_x;
		/** Bit 6 swizzling required for Y tiling */
		uint32_t bit_6_swizzle_y;
379 380 381

		/* storage for physical objects */
		struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
382
	} mm;
L
Linus Torvalds 已提交
383 384
} drm_i915_private_t;

385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410
/** driver private structure attached to each drm_gem_object */
struct drm_i915_gem_object {
	struct drm_gem_object *obj;

	/** Current space allocated to this object in the GTT, if any. */
	struct drm_mm_node *gtt_space;

	/** This object's place on the active/flushing/inactive lists */
	struct list_head list;

	/**
	 * This is set if the object is on the active or flushing lists
	 * (has pending rendering), and is not set if it's on inactive (ready
	 * to be unbound).
	 */
	int active;

	/**
	 * This is set if the object has been written to since last bound
	 * to the GTT
	 */
	int dirty;

	/** AGP memory structure for our GTT binding. */
	DRM_AGP_MEM *agp_mem;

411 412
	struct page **pages;
	int pages_refcount;
413 414 415 416 417 418 419

	/**
	 * Current offset of the object in GTT space.
	 *
	 * This is the same as gtt_space->start
	 */
	uint32_t gtt_offset;
420 421 422 423 424 425 426 427 428 429 430 431 432 433 434
	/**
	 * Required alignment for the object
	 */
	uint32_t gtt_alignment;
	/**
	 * Fake offset for use by mmap(2)
	 */
	uint64_t mmap_offset;

	/**
	 * Fence register bits (if any) for this object.  Will be set
	 * as needed when mapped into the GTT.
	 * Protected by dev->struct_mutex.
	 */
	int fence_reg;
435 436 437 438 439 440 441 442 443 444 445 446

	/** Boolean whether this object has a valid gtt offset. */
	int gtt_bound;

	/** How many users have pinned this object in GTT space */
	int pin_count;

	/** Breadcrumb of last rendering to the buffer. */
	uint32_t last_rendering_seqno;

	/** Current tiling mode for the object. */
	uint32_t tiling_mode;
447
	uint32_t stride;
448

449 450 451
	/** AGP mapping type (AGP_USER_MEMORY or AGP_USER_CACHED_MEMORY */
	uint32_t agp_type;

452
	/**
453 454
	 * If present, while GEM_DOMAIN_CPU is in the read domain this array
	 * flags which individual pages are valid.
455 456
	 */
	uint8_t *page_cpu_valid;
J
Jesse Barnes 已提交
457 458 459 460

	/** User space pin count and filp owning the pin */
	uint32_t user_pin_count;
	struct drm_file *pin_filp;
461 462 463

	/** for phy allocated objects */
	struct drm_i915_gem_phys_object *phys_obj;
464 465 466 467 468 469

	/**
	 * Used for checking the object doesn't appear more than once
	 * in an execbuffer object list.
	 */
	int in_execbuffer;
470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498
};

/**
 * Request queue structure.
 *
 * The request queue allows us to note sequence numbers that have been emitted
 * and may be associated with active buffers to be retired.
 *
 * By keeping this list, we can avoid having to do questionable
 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
 * an emission time with seqnos for tracking how far ahead of the GPU we are.
 */
struct drm_i915_gem_request {
	/** GEM sequence number associated with this request. */
	uint32_t seqno;

	/** Time at which this request was emitted, in jiffies. */
	unsigned long emitted_jiffies;

	struct list_head list;
};

struct drm_i915_file_private {
	struct {
		uint32_t last_gem_seqno;
		uint32_t last_gem_throttle_seqno;
	} mm;
};

J
Jesse Barnes 已提交
499 500 501 502 503 504 505
enum intel_chip_family {
	CHIP_I8XX = 0x01,
	CHIP_I9XX = 0x02,
	CHIP_I915 = 0x04,
	CHIP_I965 = 0x08,
};

506
extern struct drm_ioctl_desc i915_ioctls[];
507
extern int i915_max_ioctl;
J
Jesse Barnes 已提交
508
extern unsigned int i915_fbpercrtc;
509

510 511 512
extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);

L
Linus Torvalds 已提交
513
				/* i915_dma.c */
514
extern void i915_kernel_lost_context(struct drm_device * dev);
515
extern int i915_driver_load(struct drm_device *, unsigned long flags);
J
Jesse Barnes 已提交
516
extern int i915_driver_unload(struct drm_device *);
517
extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
518
extern void i915_driver_lastclose(struct drm_device * dev);
519 520
extern void i915_driver_preclose(struct drm_device *dev,
				 struct drm_file *file_priv);
521 522
extern void i915_driver_postclose(struct drm_device *dev,
				  struct drm_file *file_priv);
523
extern int i915_driver_device_is_agp(struct drm_device * dev);
D
Dave Airlie 已提交
524 525
extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
			      unsigned long arg);
526
extern int i915_emit_box(struct drm_device *dev,
527
			 struct drm_clip_rect *boxes,
528
			 int i, int DR1, int DR4);
529

L
Linus Torvalds 已提交
530
/* i915_irq.c */
531 532 533 534
extern int i915_irq_emit(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
extern int i915_irq_wait(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
535 536
void i915_user_irq_get(struct drm_device *dev);
void i915_user_irq_put(struct drm_device *dev);
J
Jesse Barnes 已提交
537
extern void i915_enable_interrupt (struct drm_device *dev);
L
Linus Torvalds 已提交
538 539

extern irqreturn_t i915_driver_irq_handler(DRM_IRQ_ARGS);
540
extern void i915_driver_irq_preinstall(struct drm_device * dev);
541
extern int i915_driver_irq_postinstall(struct drm_device *dev);
542
extern void i915_driver_irq_uninstall(struct drm_device * dev);
543 544 545 546
extern int i915_vblank_pipe_set(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
extern int i915_vblank_pipe_get(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
547 548 549
extern int i915_enable_vblank(struct drm_device *dev, int crtc);
extern void i915_disable_vblank(struct drm_device *dev, int crtc);
extern u32 i915_get_vblank_counter(struct drm_device *dev, int crtc);
550
extern u32 gm45_get_vblank_counter(struct drm_device *dev, int crtc);
551 552
extern int i915_vblank_swap(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
553
extern void i915_enable_irq(drm_i915_private_t *dev_priv, u32 mask);
L
Linus Torvalds 已提交
554

555 556 557 558 559 560 561
void
i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);

void
i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);


L
Linus Torvalds 已提交
562
/* i915_mem.c */
563 564 565 566 567 568 569 570
extern int i915_mem_alloc(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
extern int i915_mem_free(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
extern int i915_mem_init_heap(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
extern int i915_mem_destroy_heap(struct drm_device *dev, void *data,
				 struct drm_file *file_priv);
L
Linus Torvalds 已提交
571
extern void i915_mem_takedown(struct mem_block **heap);
572
extern void i915_mem_release(struct drm_device * dev,
573
			     struct drm_file *file_priv, struct mem_block *heap);
574 575 576 577 578 579 580 581 582 583 584
/* i915_gem.c */
int i915_gem_init_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_create_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
			  struct drm_file *file_priv);
int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
585 586
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608
int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file_priv);
int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
			     struct drm_file *file_priv);
int i915_gem_execbuffer(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
		       struct drm_file *file_priv);
int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
			 struct drm_file *file_priv);
int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
			    struct drm_file *file_priv);
int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
			   struct drm_file *file_priv);
int i915_gem_set_tiling(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
int i915_gem_get_tiling(struct drm_device *dev, void *data,
			struct drm_file *file_priv);
609 610
int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
				struct drm_file *file_priv);
611 612 613 614 615
void i915_gem_load(struct drm_device *dev);
int i915_gem_init_object(struct drm_gem_object *obj);
void i915_gem_free_object(struct drm_gem_object *obj);
int i915_gem_object_pin(struct drm_gem_object *obj, uint32_t alignment);
void i915_gem_object_unpin(struct drm_gem_object *obj);
616
int i915_gem_object_unbind(struct drm_gem_object *obj);
617 618 619 620 621
void i915_gem_lastclose(struct drm_device *dev);
uint32_t i915_get_gem_seqno(struct drm_device *dev);
void i915_gem_retire_requests(struct drm_device *dev);
void i915_gem_retire_work_handler(struct work_struct *work);
void i915_gem_clflush_object(struct drm_gem_object *obj);
J
Jesse Barnes 已提交
622 623 624 625 626 627 628
int i915_gem_object_set_domain(struct drm_gem_object *obj,
			       uint32_t read_domains,
			       uint32_t write_domain);
int i915_gem_init_ringbuffer(struct drm_device *dev);
void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
int i915_gem_do_init(struct drm_device *dev, unsigned long start,
		     unsigned long end);
629
int i915_gem_idle(struct drm_device *dev);
630
int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
J
Jesse Barnes 已提交
631 632
int i915_gem_object_set_to_gtt_domain(struct drm_gem_object *obj,
				      int write);
633 634 635 636 637
int i915_gem_attach_phys_object(struct drm_device *dev,
				struct drm_gem_object *obj, int id);
void i915_gem_detach_phys_object(struct drm_device *dev,
				 struct drm_gem_object *obj);
void i915_gem_free_all_phys_object(struct drm_device *dev);
638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653

/* i915_gem_tiling.c */
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);

/* i915_gem_debug.c */
void i915_gem_dump_object(struct drm_gem_object *obj, int len,
			  const char *where, uint32_t mark);
#if WATCH_INACTIVE
void i915_verify_inactive(struct drm_device *dev, char *file, int line);
#else
#define i915_verify_inactive(dev, file, line)
#endif
void i915_gem_object_check_coherency(struct drm_gem_object *obj, int handle);
void i915_gem_dump_object(struct drm_gem_object *obj, int len,
			  const char *where, uint32_t mark);
void i915_dump_lru(struct drm_device *dev, const char *where);
L
Linus Torvalds 已提交
654

655 656 657 658
/* i915_debugfs.c */
int i915_gem_debugfs_init(struct drm_minor *minor);
void i915_gem_debugfs_cleanup(struct drm_minor *minor);

659 660 661
/* i915_suspend.c */
extern int i915_save_state(struct drm_device *dev);
extern int i915_restore_state(struct drm_device *dev);
662 663 664 665

/* i915_suspend.c */
extern int i915_save_state(struct drm_device *dev);
extern int i915_restore_state(struct drm_device *dev);
666

667
#ifdef CONFIG_ACPI
668 669 670 671 672
/* i915_opregion.c */
extern int intel_opregion_init(struct drm_device *dev);
extern void intel_opregion_free(struct drm_device *dev);
extern void opregion_asle_intr(struct drm_device *dev);
extern void opregion_enable_asle(struct drm_device *dev);
673 674 675 676 677 678
#else
static inline int intel_opregion_init(struct drm_device *dev) { return 0; }
static inline void intel_opregion_free(struct drm_device *dev) { return; }
static inline void opregion_asle_intr(struct drm_device *dev) { return; }
static inline void opregion_enable_asle(struct drm_device *dev) { return; }
#endif
679

J
Jesse Barnes 已提交
680 681 682 683
/* modesetting */
extern void intel_modeset_init(struct drm_device *dev);
extern void intel_modeset_cleanup(struct drm_device *dev);

684 685 686 687 688 689 690 691 692 693 694
/**
 * Lock test for when it's just for synchronization of ring access.
 *
 * In that case, we don't need to do it when GEM is initialized as nobody else
 * has access to the ring.
 */
#define RING_LOCK_TEST_WITH_RETURN(dev, file_priv) do {			\
	if (((drm_i915_private_t *)dev->dev_private)->ring.ring_obj == NULL) \
		LOCK_TEST_WITH_RETURN(dev, file_priv);			\
} while (0)

695 696 697 698 699 700
#define I915_READ(reg)          readl(dev_priv->regs + (reg))
#define I915_WRITE(reg, val)     writel(val, dev_priv->regs + (reg))
#define I915_READ16(reg)	readw(dev_priv->regs + (reg))
#define I915_WRITE16(reg, val)	writel(val, dev_priv->regs + (reg))
#define I915_READ8(reg)		readb(dev_priv->regs + (reg))
#define I915_WRITE8(reg, val)	writeb(val, dev_priv->regs + (reg))
701 702 703 704 705 706 707
#ifdef writeq
#define I915_WRITE64(reg, val)	writeq(val, dev_priv->regs + (reg))
#else
#define I915_WRITE64(reg, val)	(writel(val, dev_priv->regs + (reg)), \
				 writel(upper_32_bits(val), dev_priv->regs + \
					(reg) + 4))
#endif
708
#define POSTING_READ(reg)	(void)I915_READ(reg)
L
Linus Torvalds 已提交
709 710 711 712 713 714 715 716

#define I915_VERBOSE 0

#define RING_LOCALS	unsigned int outring, ringmask, outcount; \
                        volatile char *virt;

#define BEGIN_LP_RING(n) do {				\
	if (I915_VERBOSE)				\
717 718
		DRM_DEBUG("BEGIN_LP_RING(%d)\n", (n));	\
	if (dev_priv->ring.space < (n)*4)		\
719
		i915_wait_ring(dev, (n)*4, __func__);		\
L
Linus Torvalds 已提交
720 721 722 723 724 725 726 727
	outcount = 0;					\
	outring = dev_priv->ring.tail;			\
	ringmask = dev_priv->ring.tail_mask;		\
	virt = dev_priv->ring.virtual_start;		\
} while (0)

#define OUT_RING(n) do {					\
	if (I915_VERBOSE) DRM_DEBUG("   OUT_RING %x\n", (int)(n));	\
728
	*(volatile unsigned int *)(virt + outring) = (n);	\
L
Linus Torvalds 已提交
729 730 731 732 733 734 735 736 737
        outcount++;						\
	outring += 4;						\
	outring &= ringmask;					\
} while (0)

#define ADVANCE_LP_RING() do {						\
	if (I915_VERBOSE) DRM_DEBUG("ADVANCE_LP_RING %x\n", outring);	\
	dev_priv->ring.tail = outring;					\
	dev_priv->ring.space -= outcount * 4;				\
738
	I915_WRITE(PRB0_TAIL, outring);			\
L
Linus Torvalds 已提交
739 740
} while(0)

J
Jesse Barnes 已提交
741
/**
742 743 744
 * Reads a dword out of the status page, which is written to from the command
 * queue by automatic updates, MI_REPORT_HEAD, MI_STORE_DATA_INDEX, or
 * MI_STORE_DATA_IMM.
J
Jesse Barnes 已提交
745
 *
746
 * The following dwords have a reserved meaning:
747 748 749 750 751 752
 * 0x00: ISR copy, updated when an ISR bit not set in the HWSTAM changes.
 * 0x04: ring 0 head pointer
 * 0x05: ring 1 head pointer (915-class)
 * 0x06: ring 2 head pointer (915-class)
 * 0x10-0x1b: Context status DWords (GM45)
 * 0x1f: Last written status offset. (GM45)
J
Jesse Barnes 已提交
753
 *
754
 * The area from dword 0x20 to 0x3ff is available for driver usage.
J
Jesse Barnes 已提交
755
 */
756
#define READ_HWSP(dev_priv, reg)  (((volatile u32*)(dev_priv->hw_status_page))[reg])
757
#define READ_BREADCRUMB(dev_priv) READ_HWSP(dev_priv, I915_BREADCRUMB_INDEX)
758
#define I915_GEM_HWS_INDEX		0x20
759
#define I915_BREADCRUMB_INDEX		0x21
J
Jesse Barnes 已提交
760

761
extern int i915_wait_ring(struct drm_device * dev, int n, const char *caller);
J
Jesse Barnes 已提交
762 763 764 765 766 767 768

#define IS_I830(dev) ((dev)->pci_device == 0x3577)
#define IS_845G(dev) ((dev)->pci_device == 0x2562)
#define IS_I85X(dev) ((dev)->pci_device == 0x3582)
#define IS_I855(dev) ((dev)->pci_device == 0x3582)
#define IS_I865G(dev) ((dev)->pci_device == 0x2572)

769
#define IS_I915G(dev) ((dev)->pci_device == 0x2582 || (dev)->pci_device == 0x258a)
J
Jesse Barnes 已提交
770 771
#define IS_I915GM(dev) ((dev)->pci_device == 0x2592)
#define IS_I945G(dev) ((dev)->pci_device == 0x2772)
772 773
#define IS_I945GM(dev) ((dev)->pci_device == 0x27A2 ||\
		        (dev)->pci_device == 0x27AE)
J
Jesse Barnes 已提交
774 775 776 777 778
#define IS_I965G(dev) ((dev)->pci_device == 0x2972 || \
		       (dev)->pci_device == 0x2982 || \
		       (dev)->pci_device == 0x2992 || \
		       (dev)->pci_device == 0x29A2 || \
		       (dev)->pci_device == 0x2A02 || \
779
		       (dev)->pci_device == 0x2A12 || \
780 781 782 783
		       (dev)->pci_device == 0x2A42 || \
		       (dev)->pci_device == 0x2E02 || \
		       (dev)->pci_device == 0x2E12 || \
		       (dev)->pci_device == 0x2E22)
J
Jesse Barnes 已提交
784 785 786

#define IS_I965GM(dev) ((dev)->pci_device == 0x2A02)

J
Jesse Barnes 已提交
787
#define IS_GM45(dev) ((dev)->pci_device == 0x2A42)
788

789 790
#define IS_G4X(dev) ((dev)->pci_device == 0x2E02 || \
		     (dev)->pci_device == 0x2E12 || \
791 792
		     (dev)->pci_device == 0x2E22 || \
		     IS_GM45(dev))
793

794 795 796 797
#define IS_IGDG(dev) ((dev)->pci_device == 0xa001)
#define IS_IGDGM(dev) ((dev)->pci_device == 0xa011)
#define IS_IGD(dev) (IS_IGDG(dev) || IS_IGDGM(dev))

J
Jesse Barnes 已提交
798 799
#define IS_G33(dev)    ((dev)->pci_device == 0x29C2 ||	\
			(dev)->pci_device == 0x29B2 ||	\
800 801
			(dev)->pci_device == 0x29D2 ||  \
			(IS_IGD(dev)))
J
Jesse Barnes 已提交
802 803 804 805 806

#define IS_I9XX(dev) (IS_I915G(dev) || IS_I915GM(dev) || IS_I945G(dev) || \
		      IS_I945GM(dev) || IS_I965G(dev) || IS_G33(dev))

#define IS_MOBILE(dev) (IS_I830(dev) || IS_I85X(dev) || IS_I915GM(dev) || \
807 808
			IS_I945GM(dev) || IS_I965GM(dev) || IS_GM45(dev) || \
			IS_IGD(dev))
J
Jesse Barnes 已提交
809

J
Jesse Barnes 已提交
810
#define I915_NEED_GFX_HWS(dev) (IS_G33(dev) || IS_GM45(dev) || IS_G4X(dev))
811 812 813 814 815
/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
 * rows, which changed the alignment requirements and fence programming.
 */
#define HAS_128_BYTE_Y_TILING(dev) (IS_I9XX(dev) && !(IS_I915G(dev) || \
						      IS_I915GM(dev)))
816
#define SUPPORTS_INTEGRATED_HDMI(dev)	(IS_G4X(dev))
817
#define I915_HAS_HOTPLUG(dev) (IS_I945G(dev) || IS_I945GM(dev) || IS_I965G(dev))
818

J
Jesse Barnes 已提交
819
#define PRIMARY_RINGBUFFER_SIZE         (128*1024)
D
Dave Airlie 已提交
820

L
Linus Torvalds 已提交
821
#endif