prom.c 2.5 KB
Newer Older
1 2 3 4 5 6 7 8
/*
 *  This program is free software; you can redistribute it and/or modify it
 *  under the terms of the GNU General Public License version 2 as published
 *  by the Free Software Foundation.
 *
 * Copyright (C) 2010 John Crispin <blogic@openwrt.org>
 */

9
#include <linux/export.h>
10
#include <linux/clk.h>
11
#include <linux/bootmem.h>
12
#include <linux/of_platform.h>
13 14
#include <linux/of_fdt.h>

15 16
#include <asm/bootinfo.h>
#include <asm/time.h>
17
#include <asm/prom.h>
18 19 20 21 22 23

#include <lantiq.h>

#include "prom.h"
#include "clk.h"

24 25 26
/* access to the ebu needs to be locked between different drivers */
DEFINE_SPINLOCK(ebu_lock);
EXPORT_SYMBOL_GPL(ebu_lock);
27

28 29 30 31 32
/*
 * this struct is filled by the soc specific detection code and holds
 * information about the specific soc type, revision and name
 */
static struct ltq_soc_info soc_info;
33 34 35 36 37 38

const char *get_system_type(void)
{
	return soc_info.sys_type;
}

J
John Crispin 已提交
39 40 41 42 43
int ltq_soc_type(void)
{
	return soc_info.type;
}

44
void __init prom_free_prom_memory(void)
45 46 47 48 49 50 51 52 53
{
}

static void __init prom_init_cmdline(void)
{
	int argc = fw_arg0;
	char **argv = (char **) KSEG1ADDR(fw_arg1);
	int i;

54 55
	arcs_cmdline[0] = '\0';

56
	for (i = 0; i < argc; i++) {
57
		char *p = (char *) KSEG1ADDR(argv[i]);
58

59
		if (CPHYSADDR(p) && *p) {
60 61 62 63 64 65
			strlcat(arcs_cmdline, p, sizeof(arcs_cmdline));
			strlcat(arcs_cmdline, " ", sizeof(arcs_cmdline));
		}
	}
}

66
void __init plat_mem_setup(void)
67
{
68 69
	void *dtb;

70 71 72 73 74 75 76
	ioport_resource.start = IOPORT_RESOURCE_START;
	ioport_resource.end = IOPORT_RESOURCE_END;
	iomem_resource.start = IOMEM_RESOURCE_START;
	iomem_resource.end = IOMEM_RESOURCE_END;

	set_io_port_base((unsigned long) KSEG1);

77 78 79 80 81 82 83
	if (fw_arg0 == -2) /* UHI interface */
		dtb = (void *)fw_arg1;
	else if (__dtb_start != __dtb_end)
		dtb = (void *)__dtb_start;
	else
		panic("no dtb found");

84
	/*
85
	 * Load the devicetree. This causes the chosen node to be
86 87
	 * parsed resulting in our memory appearing
	 */
88
	__dt_setup_arch(dtb);
89
}
90

91 92
void __init device_tree_init(void)
{
93
	unflatten_and_copy_device_tree();
94 95
}

96 97 98
void __init prom_init(void)
{
	/* call the soc specific detetcion code and get it to fill soc_info */
99
	ltq_soc_detect(&soc_info);
100 101
	snprintf(soc_info.sys_type, LTQ_SYS_TYPE_LEN - 1, "%s rev %s",
		soc_info.name, soc_info.rev_type);
102 103 104
	soc_info.sys_type[LTQ_SYS_TYPE_LEN - 1] = '\0';
	pr_info("SoC: %s\n", soc_info.sys_type);
	prom_init_cmdline();
105 106 107 108 109

#if defined(CONFIG_MIPS_MT_SMP)
	if (register_vsmp_smp_ops())
		panic("failed to register_vsmp_smp_ops()");
#endif
110
}
111 112 113

int __init plat_of_setup(void)
{
114
	return __dt_register_buses(soc_info.compatible, "simple-bus");
115 116 117
}

arch_initcall(plat_of_setup);