omap_wdt.c 10.4 KB
Newer Older
1
/*
2
 * omap_wdt.c
3
 *
4
 * Watchdog driver for the TI OMAP 16xx & 24xx/34xx 32KHz (non-secure) watchdog
5 6 7 8 9 10 11 12 13 14 15 16 17 18
 *
 * Author: MontaVista Software, Inc.
 *	 <gdavis@mvista.com> or <source@mvista.com>
 *
 * 2003 (c) MontaVista Software, Inc. This file is licensed under the
 * terms of the GNU General Public License version 2. This program is
 * licensed "as is" without any warranty of any kind, whether express
 * or implied.
 *
 * History:
 *
 * 20030527: George G. Davis <gdavis@mvista.com>
 *	Initially based on linux-2.4.19-rmk7-pxa1/drivers/char/sa1100_wdt.c
 *	(c) Copyright 2000 Oleg Drokin <green@crimea.edu>
19
 *	Based on SoftDog driver by Alan Cox <alan@lxorguk.ukuu.org.uk>
20 21 22 23 24 25 26 27 28
 *
 * Copyright (c) 2004 Texas Instruments.
 *	1. Modified to support OMAP1610 32-KHz watchdog timer
 *	2. Ported to 2.6 kernel
 *
 * Copyright (c) 2005 David Brownell
 *	Use the driver model and standard identifiers; handle bigger timeouts.
 */

29 30
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

31 32 33 34 35 36 37 38 39 40 41 42
#include <linux/module.h>
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/fs.h>
#include <linux/mm.h>
#include <linux/miscdevice.h>
#include <linux/watchdog.h>
#include <linux/reboot.h>
#include <linux/init.h>
#include <linux/err.h>
#include <linux/platform_device.h>
#include <linux/moduleparam.h>
J
Jiri Slaby 已提交
43
#include <linux/bitops.h>
W
Wim Van Sebroeck 已提交
44
#include <linux/io.h>
45
#include <linux/uaccess.h>
46
#include <linux/slab.h>
47
#include <linux/pm_runtime.h>
48
#include <mach/hardware.h>
49
#include <plat/cpu.h>
50
#include <plat/prcm.h>
51 52 53

#include "omap_wdt.h"

54 55
static struct platform_device *omap_wdt_dev;

56 57 58 59 60
static unsigned timer_margin;
module_param(timer_margin, uint, 0);
MODULE_PARM_DESC(timer_margin, "initial watchdog timeout (in seconds)");

static unsigned int wdt_trgr_pattern = 0x1234;
61
static DEFINE_SPINLOCK(wdt_lock);
62

63 64 65 66 67 68 69 70 71
struct omap_wdt_dev {
	void __iomem    *base;          /* physical */
	struct device   *dev;
	int             omap_wdt_users;
	struct resource *mem;
	struct miscdevice omap_wdt_miscdev;
};

static void omap_wdt_ping(struct omap_wdt_dev *wdev)
72
{
73
	void __iomem    *base = wdev->base;
74

75
	/* wait for posted write to complete */
76
	while ((__raw_readl(base + OMAP_WATCHDOG_WPS)) & 0x08)
77
		cpu_relax();
78

79
	wdt_trgr_pattern = ~wdt_trgr_pattern;
80
	__raw_writel(wdt_trgr_pattern, (base + OMAP_WATCHDOG_TGR));
81

82
	/* wait for posted write to complete */
83
	while ((__raw_readl(base + OMAP_WATCHDOG_WPS)) & 0x08)
84 85 86 87
		cpu_relax();
	/* reloaded WCRR from WLDR */
}

88
static void omap_wdt_enable(struct omap_wdt_dev *wdev)
89
{
90 91
	void __iomem *base = wdev->base;

92
	/* Sequence to enable the watchdog */
93 94
	__raw_writel(0xBBBB, base + OMAP_WATCHDOG_SPR);
	while ((__raw_readl(base + OMAP_WATCHDOG_WPS)) & 0x10)
95
		cpu_relax();
96

97 98
	__raw_writel(0x4444, base + OMAP_WATCHDOG_SPR);
	while ((__raw_readl(base + OMAP_WATCHDOG_WPS)) & 0x10)
99 100 101
		cpu_relax();
}

102
static void omap_wdt_disable(struct omap_wdt_dev *wdev)
103
{
104 105
	void __iomem *base = wdev->base;

106
	/* sequence required to disable watchdog */
107 108
	__raw_writel(0xAAAA, base + OMAP_WATCHDOG_SPR);	/* TIMER_MODE */
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x10)
109
		cpu_relax();
110

111 112
	__raw_writel(0x5555, base + OMAP_WATCHDOG_SPR);	/* TIMER_MODE */
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x10)
113 114 115 116 117 118 119 120 121 122 123 124
		cpu_relax();
}

static void omap_wdt_adjust_timeout(unsigned new_timeout)
{
	if (new_timeout < TIMER_MARGIN_MIN)
		new_timeout = TIMER_MARGIN_DEFAULT;
	if (new_timeout > TIMER_MARGIN_MAX)
		new_timeout = TIMER_MARGIN_MAX;
	timer_margin = new_timeout;
}

125
static void omap_wdt_set_timeout(struct omap_wdt_dev *wdev)
126 127
{
	u32 pre_margin = GET_WLDR_VAL(timer_margin);
128
	void __iomem *base = wdev->base;
129 130

	/* just count up at 32 KHz */
131
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x04)
132
		cpu_relax();
133

134 135
	__raw_writel(pre_margin, base + OMAP_WATCHDOG_LDR);
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x04)
136 137 138 139 140 141 142 143
		cpu_relax();
}

/*
 *	Allow only one task to hold it open
 */
static int omap_wdt_open(struct inode *inode, struct file *file)
{
144 145 146
	struct omap_wdt_dev *wdev = platform_get_drvdata(omap_wdt_dev);
	void __iomem *base = wdev->base;

147
	if (test_and_set_bit(1, (unsigned long *)&(wdev->omap_wdt_users)))
148 149
		return -EBUSY;

150
	pm_runtime_get_sync(wdev->dev);
151 152

	/* initialize prescaler */
153
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x01)
154
		cpu_relax();
155

156 157
	__raw_writel((1 << 5) | (PTV << 2), base + OMAP_WATCHDOG_CNTRL);
	while (__raw_readl(base + OMAP_WATCHDOG_WPS) & 0x01)
158 159
		cpu_relax();

160 161 162
	file->private_data = (void *) wdev;

	omap_wdt_set_timeout(wdev);
163
	omap_wdt_ping(wdev); /* trigger loading of new timeout value */
164
	omap_wdt_enable(wdev);
165

W
Wim Van Sebroeck 已提交
166
	return nonseekable_open(inode, file);
167 168 169 170
}

static int omap_wdt_release(struct inode *inode, struct file *file)
{
171 172
	struct omap_wdt_dev *wdev = file->private_data;

173 174 175 176
	/*
	 *      Shut off the timer unless NOWAYOUT is defined.
	 */
#ifndef CONFIG_WATCHDOG_NOWAYOUT
177
	omap_wdt_disable(wdev);
178

179
	pm_runtime_put_sync(wdev->dev);
180
#else
181
	pr_crit("Unexpected close, not stopping!\n");
182
#endif
183
	wdev->omap_wdt_users = 0;
184

185 186 187
	return 0;
}

188
static ssize_t omap_wdt_write(struct file *file, const char __user *data,
189 190
		size_t len, loff_t *ppos)
{
191 192
	struct omap_wdt_dev *wdev = file->private_data;

193
	/* Refresh LOAD_TIME. */
194 195
	if (len) {
		spin_lock(&wdt_lock);
196
		omap_wdt_ping(wdev);
197 198
		spin_unlock(&wdt_lock);
	}
199 200 201
	return len;
}

202 203
static long omap_wdt_ioctl(struct file *file, unsigned int cmd,
						unsigned long arg)
204
{
205
	struct omap_wdt_dev *wdev;
206
	int new_margin;
207
	static const struct watchdog_info ident = {
208 209 210 211
		.identity = "OMAP Watchdog",
		.options = WDIOF_SETTIMEOUT,
		.firmware_version = 0,
	};
212

213
	wdev = file->private_data;
214 215 216 217 218 219 220 221

	switch (cmd) {
	case WDIOC_GETSUPPORT:
		return copy_to_user((struct watchdog_info __user *)arg, &ident,
				sizeof(ident));
	case WDIOC_GETSTATUS:
		return put_user(0, (int __user *)arg);
	case WDIOC_GETBOOTSTATUS:
222
#ifdef CONFIG_ARCH_OMAP1
223
		if (cpu_is_omap16xx())
224
			return put_user(__raw_readw(ARM_SYSST),
225
					(int __user *)arg);
226 227
#endif
#ifdef CONFIG_ARCH_OMAP2PLUS
228 229 230
		if (cpu_is_omap24xx())
			return put_user(omap_prcm_get_reset_sources(),
					(int __user *)arg);
231
#endif
232
		return put_user(0, (int __user *)arg);
233
	case WDIOC_KEEPALIVE:
234
		spin_lock(&wdt_lock);
235
		omap_wdt_ping(wdev);
236
		spin_unlock(&wdt_lock);
237 238 239 240 241 242
		return 0;
	case WDIOC_SETTIMEOUT:
		if (get_user(new_margin, (int __user *)arg))
			return -EFAULT;
		omap_wdt_adjust_timeout(new_margin);

243
		spin_lock(&wdt_lock);
244 245 246
		omap_wdt_disable(wdev);
		omap_wdt_set_timeout(wdev);
		omap_wdt_enable(wdev);
247

248
		omap_wdt_ping(wdev);
249
		spin_unlock(&wdt_lock);
250 251 252
		/* Fall */
	case WDIOC_GETTIMEOUT:
		return put_user(timer_margin, (int __user *)arg);
253 254
	default:
		return -ENOTTY;
255 256 257
	}
}

258
static const struct file_operations omap_wdt_fops = {
259 260
	.owner = THIS_MODULE,
	.write = omap_wdt_write,
261
	.unlocked_ioctl = omap_wdt_ioctl,
262 263
	.open = omap_wdt_open,
	.release = omap_wdt_release,
264
	.llseek = no_llseek,
265 266
};

267
static int __devinit omap_wdt_probe(struct platform_device *pdev)
268 269
{
	struct resource *res, *mem;
270
	struct omap_wdt_dev *wdev;
271
	int ret;
272 273 274

	/* reserve static register mappings */
	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
275 276 277 278
	if (!res) {
		ret = -ENOENT;
		goto err_get_resource;
	}
279

280 281 282 283
	if (omap_wdt_dev) {
		ret = -EBUSY;
		goto err_busy;
	}
284

H
H Hartley Sweeten 已提交
285
	mem = request_mem_region(res->start, resource_size(res), pdev->name);
286 287 288 289
	if (!mem) {
		ret = -EBUSY;
		goto err_busy;
	}
290

291 292 293
	wdev = kzalloc(sizeof(struct omap_wdt_dev), GFP_KERNEL);
	if (!wdev) {
		ret = -ENOMEM;
294
		goto err_kzalloc;
295
	}
296

297 298
	wdev->omap_wdt_users = 0;
	wdev->mem = mem;
299
	wdev->dev = &pdev->dev;
300

H
H Hartley Sweeten 已提交
301
	wdev->base = ioremap(res->start, resource_size(res));
302 303
	if (!wdev->base) {
		ret = -ENOMEM;
304
		goto err_ioremap;
305 306
	}

307
	platform_set_drvdata(pdev, wdev);
308

309 310
	pm_runtime_enable(wdev->dev);
	pm_runtime_get_sync(wdev->dev);
311

312
	omap_wdt_disable(wdev);
313 314
	omap_wdt_adjust_timeout(timer_margin);

315 316 317 318 319 320
	wdev->omap_wdt_miscdev.parent = &pdev->dev;
	wdev->omap_wdt_miscdev.minor = WATCHDOG_MINOR;
	wdev->omap_wdt_miscdev.name = "watchdog";
	wdev->omap_wdt_miscdev.fops = &omap_wdt_fops;

	ret = misc_register(&(wdev->omap_wdt_miscdev));
321
	if (ret)
322
		goto err_misc;
323

324
	pr_info("OMAP Watchdog Timer Rev 0x%02x: initial timeout %d sec\n",
325
		__raw_readl(wdev->base + OMAP_WATCHDOG_REV) & 0xFF,
326
		timer_margin);
327

328
	pm_runtime_put_sync(wdev->dev);
329

330 331
	omap_wdt_dev = pdev;

332 333
	return 0;

334
err_misc:
335
	pm_runtime_disable(wdev->dev);
336 337 338 339 340 341 342 343
	platform_set_drvdata(pdev, NULL);
	iounmap(wdev->base);

err_ioremap:
	wdev->base = NULL;
	kfree(wdev);

err_kzalloc:
H
H Hartley Sweeten 已提交
344
	release_mem_region(res->start, resource_size(res));
345 346 347 348

err_busy:
err_get_resource:

349 350 351 352 353
	return ret;
}

static void omap_wdt_shutdown(struct platform_device *pdev)
{
354
	struct omap_wdt_dev *wdev = platform_get_drvdata(pdev);
355

356
	if (wdev->omap_wdt_users) {
357
		omap_wdt_disable(wdev);
358 359
		pm_runtime_put_sync(wdev->dev);
	}
360 361
}

362
static int __devexit omap_wdt_remove(struct platform_device *pdev)
363
{
364
	struct omap_wdt_dev *wdev = platform_get_drvdata(pdev);
365 366
	struct resource *res = platform_get_resource(pdev, IORESOURCE_MEM, 0);

367
	pm_runtime_disable(wdev->dev);
368 369 370 371
	if (!res)
		return -ENOENT;

	misc_deregister(&(wdev->omap_wdt_miscdev));
H
H Hartley Sweeten 已提交
372
	release_mem_region(res->start, resource_size(res));
373
	platform_set_drvdata(pdev, NULL);
374

375 376
	iounmap(wdev->base);

377 378
	kfree(wdev);
	omap_wdt_dev = NULL;
379

380 381 382 383 384 385 386 387 388 389 390 391 392
	return 0;
}

#ifdef	CONFIG_PM

/* REVISIT ... not clear this is the best way to handle system suspend; and
 * it's very inappropriate for selective device suspend (e.g. suspending this
 * through sysfs rather than by stopping the watchdog daemon).  Also, this
 * may not play well enough with NOWAYOUT...
 */

static int omap_wdt_suspend(struct platform_device *pdev, pm_message_t state)
{
393 394
	struct omap_wdt_dev *wdev = platform_get_drvdata(pdev);

395
	if (wdev->omap_wdt_users) {
396
		omap_wdt_disable(wdev);
397 398
		pm_runtime_put_sync(wdev->dev);
	}
399

400 401 402 403 404
	return 0;
}

static int omap_wdt_resume(struct platform_device *pdev)
{
405 406
	struct omap_wdt_dev *wdev = platform_get_drvdata(pdev);

407
	if (wdev->omap_wdt_users) {
408
		pm_runtime_get_sync(wdev->dev);
409 410
		omap_wdt_enable(wdev);
		omap_wdt_ping(wdev);
411
	}
412

413 414 415 416 417 418 419 420
	return 0;
}

#else
#define	omap_wdt_suspend	NULL
#define	omap_wdt_resume		NULL
#endif

421 422 423 424 425 426
static const struct of_device_id omap_wdt_of_match[] = {
	{ .compatible = "ti,omap3-wdt", },
	{},
};
MODULE_DEVICE_TABLE(of, omap_wdt_of_match);

427 428
static struct platform_driver omap_wdt_driver = {
	.probe		= omap_wdt_probe,
429
	.remove		= omap_wdt_remove,
430 431 432 433 434 435
	.shutdown	= omap_wdt_shutdown,
	.suspend	= omap_wdt_suspend,
	.resume		= omap_wdt_resume,
	.driver		= {
		.owner	= THIS_MODULE,
		.name	= "omap_wdt",
436
		.of_match_table = omap_wdt_of_match,
437 438 439
	},
};

440
module_platform_driver(omap_wdt_driver);
441 442 443 444

MODULE_AUTHOR("George G. Davis");
MODULE_LICENSE("GPL");
MODULE_ALIAS_MISCDEV(WATCHDOG_MINOR);
445
MODULE_ALIAS("platform:omap_wdt");