pci-sh7780.c 3.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
/*
 *	Low-Level PCI Support for the SH7780
 *
 *  Dustin McIntire (dustin@sensoria.com)
 *	Derived from arch/i386/kernel/pci-*.c which bore the message:
 *	(c) 1999--2000 Martin Mares <mj@ucw.cz>
 *
 *  Ported to the new API by Paul Mundt <lethal@linux-sh.org>
 *  With cleanup by Paul van Gool <pvangool@mimotech.com>
 *
 *  May be copied or modified under the terms of the GNU General Public
 *  License.  See linux/COPYING for more information.
 *
 */
#undef DEBUG

#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/pci.h>
#include <linux/errno.h>
#include <linux/delay.h>
23
#include "pci-sh4.h"
24 25

/*
26 27 28 29 30 31 32
 * Initialization. Try all known PCI access methods. Note that we support
 * using both PCI BIOS and direct access: in such cases, we use I/O ports
 * to access config space.
 *
 * Note that the platform specific initialization (BSC registers, and memory
 * space mapping) will be called via the platform defined function
 * pcibios_init_platform().
33
 */
34
int __init sh7780_pci_init(struct pci_channel *chan)
35
{
36
	unsigned int id;
37
	int ret, match = 0;
38

39
	pr_debug("PCI: Starting intialization.\n");
40

41
	chan->reg_base = 0xfe040000;
42
	chan->io_base = 0xfe200000;
43

44
	ctrl_outl(0x00000001, SH7780_PCI_VCR2); /* Enable PCIC */
45 46

	/* check for SH7780/SH7780R hardware */
47
	id = pci_read_reg(chan, SH7780_PCIVID);
48 49
	if ((id & 0xffff) == SH7780_VENDOR_ID) {
		switch ((id >> 16) & 0xffff) {
50
		case SH7763_DEVICE_ID:
51 52 53 54 55 56 57 58 59
		case SH7780_DEVICE_ID:
		case SH7781_DEVICE_ID:
		case SH7785_DEVICE_ID:
			match = 1;
			break;
		}
	}

	if (unlikely(!match)) {
60 61 62 63
		printk(KERN_ERR "PCI: This is not an SH7780 (%x)\n", id);
		return -ENODEV;
	}

64
	if ((ret = sh4_pci_check_direct(chan)) != 0)
65 66 67 68 69
		return ret;

	return pcibios_init_platform();
}

M
Magnus Damm 已提交
70 71
int __init sh7780_pcic_init(struct pci_channel *chan,
			    struct sh4_pci_address_map *map)
72 73 74 75 76 77 78
{
	u32 word;

	/* set the command/status bits to:
	 * Wait Cycle Control + Parity Enable + Bus Master +
	 * Mem space enable
	 */
M
Magnus Damm 已提交
79
	pci_write_reg(chan, 0x00000046, SH7780_PCICMD);
80 81

	/* define this host as the host bridge */
82
	word = PCI_BASE_CLASS_BRIDGE << 24;
M
Magnus Damm 已提交
83
	pci_write_reg(chan, word, SH7780_PCIRID);
84 85 86 87

	/* Set IO and Mem windows to local address
	 * Make PCI and local address the same for easy 1 to 1 mapping
	 */
M
Magnus Damm 已提交
88 89
	pci_write_reg(chan, map->window0.size - 0xfffff, SH4_PCILSR0);
	pci_write_reg(chan, map->window1.size - 0xfffff, SH4_PCILSR1);
90
	/* Set the values on window 0 PCI config registers */
M
Magnus Damm 已提交
91 92
	pci_write_reg(chan, map->window0.base, SH4_PCILAR0);
	pci_write_reg(chan, map->window0.base, SH7780_PCIMBAR0);
93
	/* Set the values on window 1 PCI config registers */
M
Magnus Damm 已提交
94 95
	pci_write_reg(chan, map->window1.base, SH4_PCILAR1);
	pci_write_reg(chan, map->window1.base, SH7780_PCIMBAR1);
96

97
	/* Apply any last-minute PCIC fixups */
M
Magnus Damm 已提交
98
	pci_fixup_pcic(chan);
99 100 101

	/* SH7780 init done, set central function init complete */
	/* use round robin mode to stop a device starving/overruning */
102
	word = SH4_PCICR_PREFIX | SH4_PCICR_CFIN | SH4_PCICR_FTO;
M
Magnus Damm 已提交
103
	pci_write_reg(chan, word, SH4_PCICR);
104

105
	return 0;
106
}