You need to sign in or sign up before continuing.
pnx4008_wdt.c 6.0 KB
Newer Older
1 2 3 4 5 6
/*
 * drivers/char/watchdog/pnx4008_wdt.c
 *
 * Watchdog driver for PNX4008 board
 *
 * Authors: Dmitry Chigirev <source@mvista.com>,
7
 *	    Vitaly Wool <vitalywool@gmail.com>
8 9 10
 * Based on sa1100 driver,
 * Copyright (C) 2000 Oleg Drokin <green@crimea.edu>
 *
11 12 13 14 15 16 17
 * 2005-2006 (c) MontaVista Software, Inc.
 *
 * (C) 2012 Wolfram Sang, Pengutronix
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2. This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
18 19
 */

20 21
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt

22 23 24 25 26 27 28
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/watchdog.h>
#include <linux/platform_device.h>
#include <linux/clk.h>
29
#include <linux/spinlock.h>
30
#include <linux/io.h>
31
#include <linux/slab.h>
32
#include <linux/err.h>
33
#include <linux/of.h>
34
#include <mach/hardware.h>
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

/* WatchDog Timer - Chapter 23 Page 207 */

#define DEFAULT_HEARTBEAT 19
#define MAX_HEARTBEAT     60

/* Watchdog timer register set definition */
#define WDTIM_INT(p)     ((p) + 0x0)
#define WDTIM_CTRL(p)    ((p) + 0x4)
#define WDTIM_COUNTER(p) ((p) + 0x8)
#define WDTIM_MCTRL(p)   ((p) + 0xC)
#define WDTIM_MATCH0(p)  ((p) + 0x10)
#define WDTIM_EMR(p)     ((p) + 0x14)
#define WDTIM_PULSE(p)   ((p) + 0x18)
#define WDTIM_RES(p)     ((p) + 0x1C)

/* WDTIM_INT bit definitions */
#define MATCH_INT      1

/* WDTIM_CTRL bit definitions */
#define COUNT_ENAB     1
56 57
#define RESET_COUNT    (1 << 1)
#define DEBUG_EN       (1 << 2)
58 59 60 61

/* WDTIM_MCTRL bit definitions */
#define MR0_INT        1
#undef  RESET_COUNT0
62 63 64 65 66 67
#define RESET_COUNT0   (1 << 2)
#define STOP_COUNT0    (1 << 2)
#define M_RES1         (1 << 3)
#define M_RES2         (1 << 4)
#define RESFRC1        (1 << 5)
#define RESFRC2        (1 << 6)
68 69 70

/* WDTIM_EMR bit definitions */
#define EXT_MATCH0      1
71
#define MATCH_OUTPUT_HIGH (2 << 4)	/*a MATCH_CTRL setting */
72 73 74 75 76 77

/* WDTIM_RES bit definitions */
#define WDOG_RESET      1	/* read only */

#define WDOG_COUNTER_RATE 13000000	/*the counter clock is 13 MHz fixed */

W
Wim Van Sebroeck 已提交
78
static bool nowayout = WATCHDOG_NOWAYOUT;
79
static unsigned int heartbeat = DEFAULT_HEARTBEAT;
80

81
static DEFINE_SPINLOCK(io_lock);
82 83 84
static void __iomem	*wdt_base;
struct clk		*wdt_clk;

85
static int pnx4008_wdt_start(struct watchdog_device *wdd)
86
{
87 88
	spin_lock(&io_lock);

89
	/* stop counter, initiate counter reset */
90
	writel(RESET_COUNT, WDTIM_CTRL(wdt_base));
91
	/*wait for reset to complete. 100% guarantee event */
92
	while (readl(WDTIM_COUNTER(wdt_base)))
V
Vitaly Wool 已提交
93
		cpu_relax();
94
	/* internal and external reset, stop after that */
95
	writel(M_RES2 | STOP_COUNT0 | RESET_COUNT0, WDTIM_MCTRL(wdt_base));
96
	/* configure match output */
97
	writel(MATCH_OUTPUT_HIGH, WDTIM_EMR(wdt_base));
98
	/* clear interrupt, just in case */
99
	writel(MATCH_INT, WDTIM_INT(wdt_base));
100
	/* the longest pulse period 65541/(13*10^6) seconds ~ 5 ms. */
101
	writel(0xFFFF, WDTIM_PULSE(wdt_base));
102
	writel(wdd->timeout * WDOG_COUNTER_RATE, WDTIM_MATCH0(wdt_base));
103
	/*enable counter, stop when debugger active */
104
	writel(COUNT_ENAB | DEBUG_EN, WDTIM_CTRL(wdt_base));
105 106

	spin_unlock(&io_lock);
107
	return 0;
108 109
}

110
static int pnx4008_wdt_stop(struct watchdog_device *wdd)
111
{
112 113
	spin_lock(&io_lock);

114
	writel(0, WDTIM_CTRL(wdt_base));	/*stop counter */
115 116

	spin_unlock(&io_lock);
117
	return 0;
118 119
}

120 121
static int pnx4008_wdt_set_timeout(struct watchdog_device *wdd,
				    unsigned int new_timeout)
122
{
123
	wdd->timeout = new_timeout;
124
	return 0;
125 126
}

127
static const struct watchdog_info pnx4008_wdt_ident = {
128 129 130 131 132
	.options = WDIOF_CARDRESET | WDIOF_MAGICCLOSE |
	    WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING,
	.identity = "PNX4008 Watchdog",
};

133
static const struct watchdog_ops pnx4008_wdt_ops = {
134
	.owner = THIS_MODULE,
135 136 137
	.start = pnx4008_wdt_start,
	.stop = pnx4008_wdt_stop,
	.set_timeout = pnx4008_wdt_set_timeout,
138 139
};

140 141 142
static struct watchdog_device pnx4008_wdd = {
	.info = &pnx4008_wdt_ident,
	.ops = &pnx4008_wdt_ops,
143
	.timeout = DEFAULT_HEARTBEAT,
144 145
	.min_timeout = 1,
	.max_timeout = MAX_HEARTBEAT,
146 147
};

B
Bill Pemberton 已提交
148
static int pnx4008_wdt_probe(struct platform_device *pdev)
149
{
150 151
	struct resource *r;
	int ret = 0;
152

153
	watchdog_init_timeout(&pnx4008_wdd, heartbeat, &pdev->dev);
154

155
	r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
156 157 158
	wdt_base = devm_ioremap_resource(&pdev->dev, r);
	if (IS_ERR(wdt_base))
		return PTR_ERR(wdt_base);
159

160
	wdt_clk = devm_clk_get(&pdev->dev, NULL);
161 162
	if (IS_ERR(wdt_clk))
		return PTR_ERR(wdt_clk);
163 164

	ret = clk_enable(wdt_clk);
165
	if (ret)
166
		return ret;
167

168
	pnx4008_wdd.bootstatus = (readl(WDTIM_RES(wdt_base)) & WDOG_RESET) ?
169
			WDIOF_CARDRESET : 0;
170 171 172
	watchdog_set_nowayout(&pnx4008_wdd, nowayout);

	pnx4008_wdt_stop(&pnx4008_wdd);	/* disable for now */
173

174
	ret = watchdog_register_device(&pnx4008_wdd);
175
	if (ret < 0) {
176 177
		dev_err(&pdev->dev, "cannot register watchdog device\n");
		goto disable_clk;
178 179
	}

180
	dev_info(&pdev->dev, "PNX4008 Watchdog Timer: heartbeat %d sec\n",
181
		 pnx4008_wdd.timeout);
182 183 184

	return 0;

185 186
disable_clk:
	clk_disable(wdt_clk);
187 188 189
	return ret;
}

B
Bill Pemberton 已提交
190
static int pnx4008_wdt_remove(struct platform_device *pdev)
191
{
192
	watchdog_unregister_device(&pnx4008_wdd);
193 194 195

	clk_disable(wdt_clk);

196 197 198
	return 0;
}

199 200 201 202 203 204 205 206
#ifdef CONFIG_OF
static const struct of_device_id pnx4008_wdt_match[] = {
	{ .compatible = "nxp,pnx4008-wdt" },
	{ }
};
MODULE_DEVICE_TABLE(of, pnx4008_wdt_match);
#endif

207 208
static struct platform_driver platform_wdt_driver = {
	.driver = {
209
		.name = "pnx4008-watchdog",
210
		.of_match_table = of_match_ptr(pnx4008_wdt_match),
211 212
	},
	.probe = pnx4008_wdt_probe,
213
	.remove = pnx4008_wdt_remove,
214 215
};

216
module_platform_driver(platform_wdt_driver);
217 218

MODULE_AUTHOR("MontaVista Software, Inc. <source@mvista.com>");
219
MODULE_AUTHOR("Wolfram Sang <kernel@pengutronix.de>");
220 221
MODULE_DESCRIPTION("PNX4008 Watchdog Driver");

222
module_param(heartbeat, uint, 0);
223 224 225 226 227
MODULE_PARM_DESC(heartbeat,
		 "Watchdog heartbeat period in seconds from 1 to "
		 __MODULE_STRING(MAX_HEARTBEAT) ", default "
		 __MODULE_STRING(DEFAULT_HEARTBEAT));

W
Wim Van Sebroeck 已提交
228
module_param(nowayout, bool, 0);
229 230 231 232
MODULE_PARM_DESC(nowayout,
		 "Set to 1 to keep watchdog running after device release");

MODULE_LICENSE("GPL");
233
MODULE_ALIAS("platform:pnx4008-watchdog");