imx6ull.dtsi 1.2 KB
Newer Older
1 2 3
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
//
// Copyright 2016 Freescale Semiconductor, Inc.
4 5 6

#include "imx6ul.dtsi"
#include "imx6ull-pinfunc.h"
7
#include "imx6ull-pinfunc-snvs.h"
8

9 10
/* Delete UART8 in AIPS-1 (i.MX6UL specific) */
/delete-node/ &uart8;
11 12
/* Delete CAAM node in AIPS-2 (i.MX6UL specific) */
/delete-node/ &crypto;
13

14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
&cpu0 {
	operating-points = <
		/* kHz	uV */
		900000	1275000
		792000	1225000
		528000	1175000
		396000	1025000
		198000	950000
	>;
	fsl,soc-operating-points = <
		/* KHz	uV */
		900000	1175000
		792000	1175000
		528000	1175000
		396000	1175000
		198000	1175000
	>;
};

33 34 35 36 37 38 39 40 41 42 43 44 45
/ {
	soc {
		aips3: aips-bus@2200000 {
			compatible = "fsl,aips-bus", "simple-bus";
			#address-cells = <1>;
			#size-cells = <1>;
			reg = <0x02200000 0x100000>;
			ranges;

			iomuxc_snvs: iomuxc-snvs@2290000 {
				compatible = "fsl,imx6ull-iomuxc-snvs";
				reg = <0x02290000 0x4000>;
			};
46 47 48 49 50 51 52 53 54 55 56

			uart8: serial@2288000 {
				compatible = "fsl,imx6ul-uart",
					     "fsl,imx6q-uart";
				reg = <0x02288000 0x4000>;
				interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
				clocks = <&clks IMX6UL_CLK_UART8_IPG>,
					 <&clks IMX6UL_CLK_UART8_SERIAL>;
				clock-names = "ipg", "per";
				status = "disabled";
			};
57 58 59
		};
	};
};