storcenter.dts 3.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13
/*
 * Device Tree Source for IOMEGA StorCenter
 *
 * Copyright 2007 Oyvind Repvik
 * Copyright 2007 Jon Loeliger
 *
 * Based on the Kurobox DTS by G. Liakhovetski <g.liakhovetski@gmx.de>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

14 15
/dts-v1/;

16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
/ {
	model = "StorCenter";
	compatible = "storcenter";
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		serial0 = &serial0;
		serial1 = &serial1;
		pci0 = &pci0;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8241@0 {
			device_type = "cpu";
			reg = <0>;
35 36
			clock-frequency = <200000000>;
			timebase-frequency = <25000000>;
37
			bus-frequency = <0>;	/* from bootwrapper */
38 39 40 41
			i-cache-line-size = <32>;
			d-cache-line-size = <32>;
			i-cache-size = <16384>;
			d-cache-size = <16384>;
42 43 44 45 46
		};
	};

	memory {
		device_type = "memory";
47
		reg = <0x00000000 0x04000000>;	/* 64MB @ 0x0 */
48 49 50 51 52 53 54 55
	};

	soc@fc000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "fsl,mpc8241", "mpc10x";
		store-gathering = <0>; /* 0 == off, !0 == on */
56 57
		ranges = <0x0 0xfc000000 0x100000>;
		reg = <0xfc000000 0x100000>;	/* EUMB */
58 59 60 61 62 63
		bus-frequency = <0>;		/* fixed by loader */

		i2c@3000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "fsl-i2c";
64
			reg = <0x3000 0x100>;
65 66 67 68 69 70 71 72 73 74 75 76 77
			interrupts = <5 2>;
			interrupt-parent = <&mpic>;

			rtc@68 {
				compatible = "dallas,ds1337";
				reg = <68>;
			};
		};

		serial0: serial@4500 {
			cell-index = <0>;
			device_type = "serial";
			compatible = "ns16550";
78 79 80
			reg = <0x4500 0x20>;
			clock-frequency = <97553800>; /* Hz */
			current-speed = <115200>;
81 82 83 84 85 86 87 88
			interrupts = <9 2>;
			interrupt-parent = <&mpic>;
		};

		serial1: serial@4600 {
			cell-index = <1>;
			device_type = "serial";
			compatible = "ns16550";
89 90 91 92
			reg = <0x4600 0x20>;
			clock-frequency = <97553800>; /* Hz */
			current-speed = <9600>;
			interrupts = <10 2>;
93 94 95 96 97 98 99 100
			interrupt-parent = <&mpic>;
		};

		mpic: interrupt-controller@40000 {
			#interrupt-cells = <2>;
			device_type = "open-pic";
			compatible = "chrp,open-pic";
			interrupt-controller;
101
			reg = <0x40000 0x40000>;
102 103 104 105 106 107 108 109 110 111
		};

	};

	pci0: pci@fe800000 {
		#address-cells = <3>;
		#size-cells = <2>;
		#interrupt-cells = <1>;
		device_type = "pci";
		compatible = "mpc10x-pci";
112 113 114 115 116
		reg = <0xfe800000 0x1000>;
		ranges = <0x01000000 0x0        0x0 0xfe000000 0x0 0x00c00000
			  0x02000000 0x0 0x80000000 0x80000000 0x0 0x70000000>;
		bus-range = <0 0xff>;
		clock-frequency = <97553800>;
117
		interrupt-parent = <&mpic>;
118
		interrupt-map-mask = <0xf800 0 0 7>;
119 120
		interrupt-map = <
			/* IDSEL 13 - IDE */
121 122 123 124
			0x6800 0 0 1 &mpic 0 1
			0x6800 0 0 2 &mpic 0 1
			0x6800 0 0 3 &mpic 0 1
			0x6800 0 0 4 &mpic 0 1
125
			/* IDSEL 14 - USB */
126 127 128 129
			0x7000 0 0 1 &mpic 0 1
			0x7000 0 0 2 &mpic 0 1
			0x7000 0 0 3 &mpic 0 1
			0x7000 0 0 4 &mpic 0 1
130
			/* IDSEL 15 - ETH */
131 132 133 134
			0x7800 0 0 1 &mpic 0 1
			0x7800 0 0 2 &mpic 0 1
			0x7800 0 0 3 &mpic 0 1
			0x7800 0 0 4 &mpic 0 1
135 136 137 138 139 140 141
		>;
	};

	chosen {
		linux,stdout-path = "/soc/serial@4500";
	};
};