msp_irq_per.c 3.0 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50
/*
 * Copyright 2010 PMC-Sierra, Inc, derived from irq_cpu.c
 *
 * This file define the irq handler for MSP PER subsystem interrupts.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/kernel.h>
#include <linux/spinlock.h>
#include <linux/bitops.h>

#include <asm/mipsregs.h>
#include <asm/system.h>

#include <msp_cic_int.h>
#include <msp_regs.h>


/*
 * Convenience Macro.  Should be somewhere generic.
 */
#define get_current_vpe()	\
	((read_c0_tcbind() >> TCBIND_CURVPE_SHIFT) & TCBIND_CURVPE)

#ifdef CONFIG_SMP
/*
 * The PER registers must be protected from concurrent access.
 */

static DEFINE_SPINLOCK(per_lock);
#endif

/* ensure writes to per are completed */

static inline void per_wmb(void)
{
	const volatile void __iomem *per_mem = PER_INT_MSK_REG;
	volatile u32 dummy_read;

	wmb();
	dummy_read = __raw_readl(per_mem);
	dummy_read++;
}

51
static inline void unmask_per_irq(struct irq_data *d)
52 53 54 55
{
#ifdef CONFIG_SMP
	unsigned long flags;
	spin_lock_irqsave(&per_lock, flags);
56
	*PER_INT_MSK_REG |= (1 << (d->irq - MSP_PER_INTBASE));
57 58
	spin_unlock_irqrestore(&per_lock, flags);
#else
59
	*PER_INT_MSK_REG |= (1 << (d->irq - MSP_PER_INTBASE));
60 61 62 63
#endif
	per_wmb();
}

64
static inline void mask_per_irq(struct irq_data *d)
65 66 67 68
{
#ifdef CONFIG_SMP
	unsigned long flags;
	spin_lock_irqsave(&per_lock, flags);
69
	*PER_INT_MSK_REG &= ~(1 << (d->irq - MSP_PER_INTBASE));
70 71
	spin_unlock_irqrestore(&per_lock, flags);
#else
72
	*PER_INT_MSK_REG &= ~(1 << (d->irq - MSP_PER_INTBASE));
73 74 75 76
#endif
	per_wmb();
}

77
static inline void msp_per_irq_ack(struct irq_data *d)
78
{
79
	mask_per_irq(d);
80 81 82 83 84
	/*
	 * In the PER interrupt controller, only bits 11 and 10
	 * are write-to-clear, (SPI TX complete, SPI RX complete).
	 * It does nothing for any others.
	 */
85
	*PER_INT_STS_REG = (1 << (d->irq - MSP_PER_INTBASE));
86 87 88
}

#ifdef CONFIG_SMP
89 90
static int msp_per_irq_set_affinity(struct irq_data *d,
				    const struct cpumask *affinity, bool force)
91
{
92 93
	/* WTF is this doing ????? */
	unmask_per_irq(d);
94 95 96 97 98 99
	return 0;
}
#endif

static struct irq_chip msp_per_irq_controller = {
	.name = "MSP_PER",
100
	.irq_enable = unmask_per_irq,
101 102
	.irq_disable = mask_per_irq,
	.irq_ack = msp_per_irq_ack,
103
#ifdef CONFIG_SMP
104
	.irq_set_affinity = msp_per_irq_set_affinity,
105 106 107 108 109 110 111 112 113 114 115
#endif
};

void __init msp_per_irq_init(void)
{
	int i;
	/* Mask/clear interrupts. */
	*PER_INT_MSK_REG  = 0x00000000;
	*PER_INT_STS_REG  = 0xFFFFFFFF;
	/* initialize all the IRQ descriptors */
	for (i = MSP_PER_INTBASE; i < MSP_PER_INTBASE + 32; i++) {
116
		irq_set_chip(i, &msp_per_irq_controller);
117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135
#ifdef CONFIG_MIPS_MT_SMTC
		irq_hwmask[i] = C_IRQ4;
#endif
	}
}

void msp_per_irq_dispatch(void)
{
	u32	per_mask = *PER_INT_MSK_REG;
	u32	per_status = *PER_INT_STS_REG;
	u32	pending;

	pending = per_status & per_mask;
	if (pending) {
		do_IRQ(ffs(pending) + MSP_PER_INTBASE - 1);
	} else {
		spurious_interrupt();
	}
}