mach-smdk4x12.c 9.9 KB
Newer Older
1
/*
2
 * linux/arch/arm/mach-exynos4/mach-smdk4x12.c
3 4 5 6 7 8 9 10 11 12 13 14 15
 *
 * Copyright (c) 2011 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
*/

#include <linux/gpio.h>
#include <linux/i2c.h>
#include <linux/input.h>
#include <linux/io.h>
16
#include <linux/lcd.h>
17 18 19 20 21 22
#include <linux/mfd/max8997.h>
#include <linux/mmc/host.h>
#include <linux/platform_device.h>
#include <linux/pwm_backlight.h>
#include <linux/regulator/machine.h>
#include <linux/serial_core.h>
23
#include <linux/platform_data/s3c-hsotg.h>
24 25

#include <asm/mach/arch.h>
26
#include <asm/hardware/gic.h>
27 28 29 30 31 32
#include <asm/mach-types.h>

#include <plat/backlight.h>
#include <plat/clock.h>
#include <plat/cpu.h>
#include <plat/devs.h>
33
#include <plat/fb.h>
34 35 36
#include <plat/gpio-cfg.h>
#include <plat/iic.h>
#include <plat/keypad.h>
37
#include <plat/mfc.h>
38
#include <plat/regs-fb.h>
39 40 41 42 43
#include <plat/regs-serial.h>
#include <plat/sdhci.h>

#include <mach/map.h>

44
#include <drm/exynos_drm.h>
45 46
#include "common.h"

47
/* Following are default values for UCON, ULCON and UFCON UART registers */
48
#define SMDK4X12_UCON_DEFAULT	(S3C2410_UCON_TXILEVEL |	\
49 50 51 52 53 54
				 S3C2410_UCON_RXILEVEL |	\
				 S3C2410_UCON_TXIRQMODE |	\
				 S3C2410_UCON_RXIRQMODE |	\
				 S3C2410_UCON_RXFIFO_TOI |	\
				 S3C2443_UCON_RXERR_IRQEN)

55
#define SMDK4X12_ULCON_DEFAULT	S3C2410_LCON_CS8
56

57
#define SMDK4X12_UFCON_DEFAULT	(S3C2410_UFCON_FIFOMODE |	\
58 59 60
				 S5PV210_UFCON_TXTRIG4 |	\
				 S5PV210_UFCON_RXTRIG4)

61
static struct s3c2410_uartcfg smdk4x12_uartcfgs[] __initdata = {
62 63 64
	[0] = {
		.hwport		= 0,
		.flags		= 0,
65 66 67
		.ucon		= SMDK4X12_UCON_DEFAULT,
		.ulcon		= SMDK4X12_ULCON_DEFAULT,
		.ufcon		= SMDK4X12_UFCON_DEFAULT,
68 69 70 71
	},
	[1] = {
		.hwport		= 1,
		.flags		= 0,
72 73 74
		.ucon		= SMDK4X12_UCON_DEFAULT,
		.ulcon		= SMDK4X12_ULCON_DEFAULT,
		.ufcon		= SMDK4X12_UFCON_DEFAULT,
75 76 77 78
	},
	[2] = {
		.hwport		= 2,
		.flags		= 0,
79 80 81
		.ucon		= SMDK4X12_UCON_DEFAULT,
		.ulcon		= SMDK4X12_ULCON_DEFAULT,
		.ufcon		= SMDK4X12_UFCON_DEFAULT,
82 83 84 85
	},
	[3] = {
		.hwport		= 3,
		.flags		= 0,
86 87 88
		.ucon		= SMDK4X12_UCON_DEFAULT,
		.ulcon		= SMDK4X12_ULCON_DEFAULT,
		.ufcon		= SMDK4X12_UFCON_DEFAULT,
89 90 91
	},
};

92
static struct s3c_sdhci_platdata smdk4x12_hsmmc2_pdata __initdata = {
93 94 95 96 97 98 99
	.cd_type		= S3C_SDHCI_CD_INTERNAL,
#ifdef CONFIG_EXYNOS4_SDHCI_CH2_8BIT
	.max_width		= 8,
	.host_caps		= MMC_CAP_8_BIT_DATA,
#endif
};

100
static struct s3c_sdhci_platdata smdk4x12_hsmmc3_pdata __initdata = {
101 102 103 104 105 106 107 108 109 110 111 112 113 114
	.cd_type		= S3C_SDHCI_CD_INTERNAL,
};

static struct regulator_consumer_supply max8997_buck1 =
	REGULATOR_SUPPLY("vdd_arm", NULL);

static struct regulator_consumer_supply max8997_buck2 =
	REGULATOR_SUPPLY("vdd_int", NULL);

static struct regulator_consumer_supply max8997_buck3 =
	REGULATOR_SUPPLY("vdd_g3d", NULL);

static struct regulator_init_data max8997_buck1_data = {
	.constraints	= {
115
		.name		= "VDD_ARM_SMDK4X12",
116 117 118 119 120 121 122 123 124 125 126 127 128 129
		.min_uV		= 925000,
		.max_uV		= 1350000,
		.always_on	= 1,
		.valid_ops_mask	= REGULATOR_CHANGE_VOLTAGE,
		.state_mem	= {
			.disabled	= 1,
		},
	},
	.num_consumer_supplies	= 1,
	.consumer_supplies	= &max8997_buck1,
};

static struct regulator_init_data max8997_buck2_data = {
	.constraints	= {
130
		.name		= "VDD_INT_SMDK4X12",
131 132 133 134 135 136 137 138 139 140 141 142 143 144
		.min_uV		= 950000,
		.max_uV		= 1150000,
		.always_on	= 1,
		.valid_ops_mask	= REGULATOR_CHANGE_VOLTAGE,
		.state_mem	= {
			.disabled	= 1,
		},
	},
	.num_consumer_supplies	= 1,
	.consumer_supplies	= &max8997_buck2,
};

static struct regulator_init_data max8997_buck3_data = {
	.constraints	= {
145
		.name		= "VDD_G3D_SMDK4X12",
146 147 148 149 150 151 152 153 154 155 156 157
		.min_uV		= 950000,
		.max_uV		= 1150000,
		.valid_ops_mask	= REGULATOR_CHANGE_VOLTAGE |
				  REGULATOR_CHANGE_STATUS,
		.state_mem	= {
			.disabled	= 1,
		},
	},
	.num_consumer_supplies	= 1,
	.consumer_supplies	= &max8997_buck3,
};

158
static struct max8997_regulator_data smdk4x12_max8997_regulators[] = {
159 160 161 162 163
	{ MAX8997_BUCK1, &max8997_buck1_data },
	{ MAX8997_BUCK2, &max8997_buck2_data },
	{ MAX8997_BUCK3, &max8997_buck3_data },
};

164 165 166
static struct max8997_platform_data smdk4x12_max8997_pdata = {
	.num_regulators	= ARRAY_SIZE(smdk4x12_max8997_regulators),
	.regulators	= smdk4x12_max8997_regulators,
167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195

	.buck1_voltage[0] = 1100000,	/* 1.1V */
	.buck1_voltage[1] = 1100000,	/* 1.1V */
	.buck1_voltage[2] = 1100000,	/* 1.1V */
	.buck1_voltage[3] = 1100000,	/* 1.1V */
	.buck1_voltage[4] = 1100000,	/* 1.1V */
	.buck1_voltage[5] = 1100000,	/* 1.1V */
	.buck1_voltage[6] = 1000000,	/* 1.0V */
	.buck1_voltage[7] = 950000,	/* 0.95V */

	.buck2_voltage[0] = 1100000,	/* 1.1V */
	.buck2_voltage[1] = 1000000,	/* 1.0V */
	.buck2_voltage[2] = 950000,	/* 0.95V */
	.buck2_voltage[3] = 900000,	/* 0.9V */
	.buck2_voltage[4] = 1100000,	/* 1.1V */
	.buck2_voltage[5] = 1000000,	/* 1.0V */
	.buck2_voltage[6] = 950000,	/* 0.95V */
	.buck2_voltage[7] = 900000,	/* 0.9V */

	.buck5_voltage[0] = 1100000,	/* 1.1V */
	.buck5_voltage[1] = 1100000,	/* 1.1V */
	.buck5_voltage[2] = 1100000,	/* 1.1V */
	.buck5_voltage[3] = 1100000,	/* 1.1V */
	.buck5_voltage[4] = 1100000,	/* 1.1V */
	.buck5_voltage[5] = 1100000,	/* 1.1V */
	.buck5_voltage[6] = 1100000,	/* 1.1V */
	.buck5_voltage[7] = 1100000,	/* 1.1V */
};

196
static struct i2c_board_info smdk4x12_i2c_devs0[] __initdata = {
197 198
	{
		I2C_BOARD_INFO("max8997", 0x66),
199
		.platform_data	= &smdk4x12_max8997_pdata,
200 201 202
	}
};

203
static struct i2c_board_info smdk4x12_i2c_devs1[] __initdata = {
204 205 206
	{ I2C_BOARD_INFO("wm8994", 0x1a), }
};

207
static struct i2c_board_info smdk4x12_i2c_devs3[] __initdata = {
208 209 210
	/* nothing here yet */
};

211
static struct i2c_board_info smdk4x12_i2c_devs7[] __initdata = {
212 213 214
	/* nothing here yet */
};

215
static struct samsung_bl_gpio_info smdk4x12_bl_gpio_info = {
216 217 218 219
	.no = EXYNOS4_GPD0(1),
	.func = S3C_GPIO_SFN(2),
};

220
static struct platform_pwm_backlight_data smdk4x12_bl_data = {
221 222 223 224
	.pwm_id = 1,
	.pwm_period_ns  = 1000,
};

225
static uint32_t smdk4x12_keymap[] __initdata = {
226
	/* KEY(row, col, keycode) */
227 228 229 230
	KEY(1, 3, KEY_1), KEY(1, 4, KEY_2), KEY(1, 5, KEY_3),
	KEY(1, 6, KEY_4), KEY(1, 7, KEY_5),
	KEY(2, 5, KEY_D), KEY(2, 6, KEY_A), KEY(2, 7, KEY_B),
	KEY(0, 7, KEY_E), KEY(0, 5, KEY_C)
231 232
};

233 234 235
static struct matrix_keymap_data smdk4x12_keymap_data __initdata = {
	.keymap		= smdk4x12_keymap,
	.keymap_size	= ARRAY_SIZE(smdk4x12_keymap),
236 237
};

238 239
static struct samsung_keypad_platdata smdk4x12_keypad_data __initdata = {
	.keymap_data	= &smdk4x12_keymap_data,
240 241
	.rows		= 3,
	.cols		= 8,
242 243
};

244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263
#ifdef CONFIG_DRM_EXYNOS
static struct exynos_drm_fimd_pdata drm_fimd_pdata = {
	.panel	= {
		.timing	= {
			.left_margin	= 8,
			.right_margin	= 8,
			.upper_margin	= 6,
			.lower_margin	= 6,
			.hsync_len	= 6,
			.vsync_len	= 4,
			.xres		= 480,
			.yres		= 800,
		},
	},
	.vidcon0	= VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
	.vidcon1	= VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
	.default_win	= 0,
	.bpp		= 32,
};
#else
264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290
static struct s3c_fb_pd_win smdk4x12_fb_win0 = {
	.xres		= 480,
	.yres		= 800,
	.virtual_x	= 480,
	.virtual_y	= 800 * 2,
	.max_bpp	= 32,
	.default_bpp	= 24,
};

static struct fb_videomode smdk4x12_lcd_timing = {
	.left_margin	= 8,
	.right_margin	= 8,
	.upper_margin	= 6,
	.lower_margin	= 6,
	.hsync_len	= 6,
	.vsync_len	= 4,
	.xres		= 480,
	.yres		= 800,
};

static struct s3c_fb_platdata smdk4x12_lcd_pdata __initdata = {
	.win[0]		= &smdk4x12_fb_win0,
	.vtiming	= &smdk4x12_lcd_timing,
	.vidcon0	= VIDCON0_VIDOUT_RGB | VIDCON0_PNRMODE_RGB,
	.vidcon1	= VIDCON1_INV_HSYNC | VIDCON1_INV_VSYNC,
	.setup_gpio	= exynos4_fimd0_gpio_setup_24bpp,
};
291
#endif
292

293 294 295
/* USB OTG */
static struct s3c_hsotg_plat smdk4x12_hsotg_pdata;

296
static struct platform_device *smdk4x12_devices[] __initdata = {
297 298 299 300 301 302 303
	&s3c_device_hsmmc2,
	&s3c_device_hsmmc3,
	&s3c_device_i2c0,
	&s3c_device_i2c1,
	&s3c_device_i2c3,
	&s3c_device_i2c7,
	&s3c_device_rtc,
304
	&s3c_device_usb_hsotg,
305
	&s3c_device_wdt,
306 307 308 309 310
	&s5p_device_fimc0,
	&s5p_device_fimc1,
	&s5p_device_fimc2,
	&s5p_device_fimc3,
	&s5p_device_fimc_md,
311
	&s5p_device_fimd0,
312 313 314
	&s5p_device_mfc,
	&s5p_device_mfc_l,
	&s5p_device_mfc_r,
315 316 317
#ifdef CONFIG_DRM_EXYNOS
	&exynos_device_drm,
#endif
318 319 320
	&samsung_device_keypad,
};

321
static void __init smdk4x12_map_io(void)
322
{
323
	exynos_init_io(NULL, 0);
324
	s3c24xx_init_clocks(clk_xusbxti.rate);
325
	s3c24xx_init_uarts(smdk4x12_uartcfgs, ARRAY_SIZE(smdk4x12_uartcfgs));
326 327
}

328 329 330 331 332
static void __init smdk4x12_reserve(void)
{
	s5p_mfc_reserve_mem(0x43000000, 8 << 20, 0x51000000, 8 << 20);
}

333
static void __init smdk4x12_machine_init(void)
334 335
{
	s3c_i2c0_set_platdata(NULL);
336 337
	i2c_register_board_info(0, smdk4x12_i2c_devs0,
				ARRAY_SIZE(smdk4x12_i2c_devs0));
338 339

	s3c_i2c1_set_platdata(NULL);
340 341
	i2c_register_board_info(1, smdk4x12_i2c_devs1,
				ARRAY_SIZE(smdk4x12_i2c_devs1));
342 343

	s3c_i2c3_set_platdata(NULL);
344 345
	i2c_register_board_info(3, smdk4x12_i2c_devs3,
				ARRAY_SIZE(smdk4x12_i2c_devs3));
346 347

	s3c_i2c7_set_platdata(NULL);
348 349
	i2c_register_board_info(7, smdk4x12_i2c_devs7,
				ARRAY_SIZE(smdk4x12_i2c_devs7));
350

351
	samsung_bl_set(&smdk4x12_bl_gpio_info, &smdk4x12_bl_data);
352

353
	samsung_keypad_set_platdata(&smdk4x12_keypad_data);
354

355 356
	s3c_sdhci2_set_platdata(&smdk4x12_hsmmc2_pdata);
	s3c_sdhci3_set_platdata(&smdk4x12_hsmmc3_pdata);
357

358 359
	s3c_hsotg_set_platdata(&smdk4x12_hsotg_pdata);

360 361 362 363
#ifdef CONFIG_DRM_EXYNOS
	s5p_device_fimd0.dev.platform_data = &drm_fimd_pdata;
	exynos4_fimd0_gpio_setup_24bpp();
#else
364
	s5p_fimd0_set_platdata(&smdk4x12_lcd_pdata);
365
#endif
366

367
	platform_add_devices(smdk4x12_devices, ARRAY_SIZE(smdk4x12_devices));
368 369 370 371
}

MACHINE_START(SMDK4212, "SMDK4212")
	/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
372
	.atag_offset	= 0x100,
373
	.init_irq	= exynos4_init_irq,
374
	.map_io		= smdk4x12_map_io,
375
	.handle_irq	= gic_handle_irq,
376 377
	.init_machine	= smdk4x12_machine_init,
	.timer		= &exynos4_timer,
378
	.restart	= exynos4_restart,
379
	.reserve	= &smdk4x12_reserve,
380 381 382 383 384 385 386 387
MACHINE_END

MACHINE_START(SMDK4412, "SMDK4412")
	/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
	/* Maintainer: Changhwan Youn <chaos.youn@samsung.com> */
	.atag_offset	= 0x100,
	.init_irq	= exynos4_init_irq,
	.map_io		= smdk4x12_map_io,
388
	.handle_irq	= gic_handle_irq,
389
	.init_machine	= smdk4x12_machine_init,
390
	.init_late	= exynos_init_late,
391
	.timer		= &exynos4_timer,
392
	.restart	= exynos4_restart,
393
	.reserve	= &smdk4x12_reserve,
394
MACHINE_END