platform.c 8.8 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
/*
 * platform.c - DesignWare HS OTG Controller platform driver
 *
 * Copyright (C) Matthijs Kooijman <matthijs@stdin.nl>
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions, and the following disclaimer,
 *    without modification.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. The names of the above-listed copyright holders may not be used
 *    to endorse or promote products derived from this software without
 *    specific prior written permission.
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation; either version 2 of the License, or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS
 * IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
 * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
 * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING
 * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/slab.h>
#include <linux/device.h>
#include <linux/dma-mapping.h>
42
#include <linux/of_device.h>
43
#include <linux/mutex.h>
44 45
#include <linux/platform_device.h>

46 47
#include <linux/usb/of.h>

48 49
#include "core.h"
#include "hcd.h"
50
#include "debug.h"
51 52 53

static const char dwc2_driver_name[] = "dwc2";

54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78
static const struct dwc2_core_params params_bcm2835 = {
	.otg_cap			= 0,	/* HNP/SRP capable */
	.otg_ver			= 0,	/* 1.3 */
	.dma_enable			= 1,
	.dma_desc_enable		= 0,
	.speed				= 0,	/* High Speed */
	.enable_dynamic_fifo		= 1,
	.en_multiple_tx_fifo		= 1,
	.host_rx_fifo_size		= 774,	/* 774 DWORDs */
	.host_nperio_tx_fifo_size	= 256,	/* 256 DWORDs */
	.host_perio_tx_fifo_size	= 512,	/* 512 DWORDs */
	.max_transfer_size		= 65535,
	.max_packet_count		= 511,
	.host_channels			= 8,
	.phy_type			= 1,	/* UTMI */
	.phy_utmi_width			= 8,	/* 8 bits */
	.phy_ulpi_ddr			= 0,	/* Single */
	.phy_ulpi_ext_vbus		= 0,
	.i2c_enable			= 0,
	.ulpi_fs_ls			= 0,
	.host_support_fs_ls_low_power	= 0,
	.host_ls_low_power_phy_clk	= 0,	/* 48 MHz */
	.ts_dline			= 0,
	.reload_ctl			= 0,
	.ahbcfg				= 0x10,
79
	.uframe_sched			= 0,
80 81
};

82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109
static const struct dwc2_core_params params_rk3066 = {
	.otg_cap			= 2,	/* non-HNP/non-SRP */
	.otg_ver			= -1,
	.dma_enable			= -1,
	.dma_desc_enable		= 0,
	.speed				= -1,
	.enable_dynamic_fifo		= 1,
	.en_multiple_tx_fifo		= -1,
	.host_rx_fifo_size		= 520,	/* 520 DWORDs */
	.host_nperio_tx_fifo_size	= 128,	/* 128 DWORDs */
	.host_perio_tx_fifo_size	= 256,	/* 256 DWORDs */
	.max_transfer_size		= 65535,
	.max_packet_count		= -1,
	.host_channels			= -1,
	.phy_type			= -1,
	.phy_utmi_width			= -1,
	.phy_ulpi_ddr			= -1,
	.phy_ulpi_ext_vbus		= -1,
	.i2c_enable			= -1,
	.ulpi_fs_ls			= -1,
	.host_support_fs_ls_low_power	= -1,
	.host_ls_low_power_phy_clk	= -1,
	.ts_dline			= -1,
	.reload_ctl			= -1,
	.ahbcfg				= 0x7, /* INCR16 */
	.uframe_sched			= -1,
};

110 111 112 113 114 115 116 117 118 119 120 121 122 123 124
/**
 * dwc2_driver_remove() - Called when the DWC_otg core is unregistered with the
 * DWC_otg driver
 *
 * @dev: Platform device
 *
 * This routine is called, for example, when the rmmod command is executed. The
 * device may or may not be electrically present. If it is present, the driver
 * stops device processing. Any resources used on behalf of this device are
 * freed.
 */
static int dwc2_driver_remove(struct platform_device *dev)
{
	struct dwc2_hsotg *hsotg = platform_get_drvdata(dev);

125
	dwc2_debugfs_exit(hsotg);
126 127 128 129
	if (hsotg->hcd_enabled)
		dwc2_hcd_remove(hsotg);
	if (hsotg->gadget_enabled)
		s3c_hsotg_remove(hsotg);
130 131 132 133

	return 0;
}

134 135
static const struct of_device_id dwc2_of_match_table[] = {
	{ .compatible = "brcm,bcm2835-usb", .data = &params_bcm2835 },
136
	{ .compatible = "rockchip,rk3066-usb", .data = &params_rk3066 },
137
	{ .compatible = "snps,dwc2", .data = NULL },
138
	{ .compatible = "samsung,s3c6400-hsotg", .data = NULL},
139 140 141 142
	{},
};
MODULE_DEVICE_TABLE(of, dwc2_of_match_table);

143 144 145 146 147 148 149 150 151 152 153 154 155 156
/**
 * dwc2_driver_probe() - Called when the DWC_otg core is bound to the DWC_otg
 * driver
 *
 * @dev: Platform device
 *
 * This routine creates the driver components required to control the device
 * (core, HCD, and PCD) and initializes the device. The driver components are
 * stored in a dwc2_hsotg structure. A reference to the dwc2_hsotg is saved
 * in the device private data. This allows the driver to access the dwc2_hsotg
 * structure on subsequent calls to driver methods for this device.
 */
static int dwc2_driver_probe(struct platform_device *dev)
{
157 158 159
	const struct of_device_id *match;
	const struct dwc2_core_params *params;
	struct dwc2_core_params defparams;
160 161
	struct dwc2_hsotg *hsotg;
	struct resource *res;
162 163
	struct phy *phy;
	struct usb_phy *uphy;
164 165 166
	int retval;
	int irq;

167 168 169 170 171 172 173
	match = of_match_device(dwc2_of_match_table, &dev->dev);
	if (match && match->data) {
		params = match->data;
	} else {
		/* Default all params to autodetect */
		dwc2_set_all_params(&defparams, -1);
		params = &defparams;
174 175 176 177 178 179

		/*
		 * Disable descriptor dma mode by default as the HW can support
		 * it, but does not support it for SPLIT transactions.
		 */
		defparams.dma_desc_enable = 0;
180
	}
181 182 183 184 185 186 187

	hsotg = devm_kzalloc(&dev->dev, sizeof(*hsotg), GFP_KERNEL);
	if (!hsotg)
		return -ENOMEM;

	hsotg->dev = &dev->dev;

188 189 190 191 192
	/*
	 * Use reasonable defaults so platforms don't have to provide these.
	 */
	if (!dev->dev.dma_mask)
		dev->dev.dma_mask = &dev->dev.coherent_dma_mask;
193 194 195
	retval = dma_set_coherent_mask(&dev->dev, DMA_BIT_MASK(32));
	if (retval)
		return retval;
196

197 198 199
	irq = platform_get_irq(dev, 0);
	if (irq < 0) {
		dev_err(&dev->dev, "missing IRQ resource\n");
200
		return irq;
201 202
	}

203 204 205 206 207 208 209 210
	dev_dbg(hsotg->dev, "registering common handler for irq%d\n",
		irq);
	retval = devm_request_irq(hsotg->dev, irq,
				  dwc2_handle_common_intr, IRQF_SHARED,
				  dev_name(hsotg->dev), hsotg);
	if (retval)
		return retval;

211 212 213 214 215 216 217 218
	res = platform_get_resource(dev, IORESOURCE_MEM, 0);
	hsotg->regs = devm_ioremap_resource(&dev->dev, res);
	if (IS_ERR(hsotg->regs))
		return PTR_ERR(hsotg->regs);

	dev_dbg(&dev->dev, "mapped PA %08lx to VA %p\n",
		(unsigned long)res->start, hsotg->regs);

219 220
	hsotg->dr_mode = of_usb_get_dr_mode(dev->dev.of_node);

221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238
	/*
	 * Attempt to find a generic PHY, then look for an old style
	 * USB PHY
	 */
	phy = devm_phy_get(&dev->dev, "usb2-phy");
	if (IS_ERR(phy)) {
		hsotg->phy = NULL;
		uphy = devm_usb_get_phy(&dev->dev, USB_PHY_TYPE_USB2);
		if (IS_ERR(uphy))
			hsotg->uphy = NULL;
		else
			hsotg->uphy = uphy;
	} else {
		hsotg->phy = phy;
		phy_power_on(hsotg->phy);
		phy_init(hsotg->phy);
	}

239
	spin_lock_init(&hsotg->lock);
240
	mutex_init(&hsotg->init_mutex);
241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257

	if (hsotg->dr_mode != USB_DR_MODE_HOST) {
		retval = dwc2_gadget_init(hsotg, irq);
		if (retval)
			return retval;
		hsotg->gadget_enabled = 1;
	}

	if (hsotg->dr_mode != USB_DR_MODE_PERIPHERAL) {
		retval = dwc2_hcd_init(hsotg, irq, params);
		if (retval) {
			if (hsotg->gadget_enabled)
				s3c_hsotg_remove(hsotg);
			return retval;
		}
		hsotg->hcd_enabled = 1;
	}
258 259 260

	platform_set_drvdata(dev, hsotg);

261 262
	dwc2_debugfs_init(hsotg);

263 264 265
	return retval;
}

266
static int __maybe_unused dwc2_suspend(struct device *dev)
267
{
268
	struct dwc2_hsotg *dwc2 = dev_get_drvdata(dev);
269 270
	int ret = 0;

271
	if (dwc2_is_device_mode(dwc2)) {
272
		ret = s3c_hsotg_suspend(dwc2);
273 274 275 276 277 278 279
	} else {
		if (dwc2->lx_state == DWC2_L0)
			return 0;
		phy_exit(dwc2->phy);
		phy_power_off(dwc2->phy);

	}
280 281 282
	return ret;
}

283
static int __maybe_unused dwc2_resume(struct device *dev)
284
{
285
	struct dwc2_hsotg *dwc2 = dev_get_drvdata(dev);
286 287
	int ret = 0;

288
	if (dwc2_is_device_mode(dwc2)) {
289
		ret = s3c_hsotg_resume(dwc2);
290 291 292 293 294
	} else {
		phy_power_on(dwc2->phy);
		phy_init(dwc2->phy);

	}
295 296 297
	return ret;
}

298 299 300 301
static const struct dev_pm_ops dwc2_dev_pm_ops = {
	SET_SYSTEM_SLEEP_PM_OPS(dwc2_suspend, dwc2_resume)
};

302 303
static struct platform_driver dwc2_platform_driver = {
	.driver = {
304
		.name = dwc2_driver_name,
305
		.of_match_table = dwc2_of_match_table,
306
		.pm = &dwc2_dev_pm_ops,
307 308 309 310 311 312 313 314 315 316
	},
	.probe = dwc2_driver_probe,
	.remove = dwc2_driver_remove,
};

module_platform_driver(dwc2_platform_driver);

MODULE_DESCRIPTION("DESIGNWARE HS OTG Platform Glue");
MODULE_AUTHOR("Matthijs Kooijman <matthijs@stdin.nl>");
MODULE_LICENSE("Dual BSD/GPL");