r8a7795.dtsi 37.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10
/*
 * Device Tree Source for the r8a7795 SoC
 *
 * Copyright (C) 2015 Renesas Electronics Corp.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

11
#include <dt-bindings/clock/r8a7795-cpg-mssr.h>
12
#include <dt-bindings/interrupt-controller/arm-gic.h>
13
#include <dt-bindings/power/r8a7795-sysc.h>
14 15 16 17 18 19

/ {
	compatible = "renesas,r8a7795";
	#address-cells = <2>;
	#size-cells = <2>;

20 21 22 23 24 25 26 27 28 29
	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
	};

G
Gaku Inami 已提交
30 31 32 33 34
	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

35 36 37 38 39 40 41 42
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		a57_0: cpu@0 {
			compatible = "arm,cortex-a57", "arm,armv8";
			reg = <0x0>;
			device_type = "cpu";
43
			power-domains = <&sysc R8A7795_PD_CA57_CPU0>;
44
			next-level-cache = <&L2_CA57>;
G
Gaku Inami 已提交
45
			enable-method = "psci";
46
		};
47 48 49 50 51

		a57_1: cpu@1 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x1>;
			device_type = "cpu";
52
			power-domains = <&sysc R8A7795_PD_CA57_CPU1>;
53
			next-level-cache = <&L2_CA57>;
54 55 56 57 58 59
			enable-method = "psci";
		};
		a57_2: cpu@2 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x2>;
			device_type = "cpu";
60
			power-domains = <&sysc R8A7795_PD_CA57_CPU2>;
61
			next-level-cache = <&L2_CA57>;
62 63 64 65 66 67
			enable-method = "psci";
		};
		a57_3: cpu@3 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x3>;
			device_type = "cpu";
68
			power-domains = <&sysc R8A7795_PD_CA57_CPU3>;
69
			next-level-cache = <&L2_CA57>;
70 71
			enable-method = "psci";
		};
72 73
	};

74 75
	L2_CA57: cache-controller@0 {
		compatible = "cache";
76
		power-domains = <&sysc R8A7795_PD_CA57_SCU>;
77 78
		cache-unified;
		cache-level = <2>;
79 80
	};

81 82
	L2_CA53: cache-controller@1 {
		compatible = "cache";
83
		power-domains = <&sysc R8A7795_PD_CA53_SCU>;
84 85 86 87
		cache-unified;
		cache-level = <2>;
	};

88 89 90 91 92 93 94 95 96 97 98 99 100 101
	extal_clk: extal {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	extalr_clk: extalr {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124
	/*
	 * The external audio clocks are configured as 0 Hz fixed frequency
	 * clocks by default.
	 * Boards that provide audio clocks should override them.
	 */
	audio_clk_a: audio_clk_a {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	audio_clk_b: audio_clk_b {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	audio_clk_c: audio_clk_c {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

125 126 127 128 129 130 131
	/* External CAN clock - to be overridden by boards that provide it */
	can_clk: can {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

132 133 134 135 136 137 138
	/* External SCIF clock - to be overridden by boards that provide it */
	scif_clk: scif {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

139 140 141 142
	/* External PCIe clock - can be overridden by the board */
	pcie_bus_clk: pcie_bus {
		compatible = "fixed-clock";
		#clock-cells = <0>;
143
		clock-frequency = <0>;
144 145
	};

146 147 148
	soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
149

150 151 152 153 154 155 156 157 158 159
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		gic: interrupt-controller@0xf1010000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0x0 0xf1010000 0 0x1000>,
160
			      <0x0 0xf1020000 0 0x20000>,
161
			      <0x0 0xf1040000 0 0x20000>,
162
			      <0x0 0xf1060000 0 0x20000>;
163
			interrupts = <GIC_PPI 9
164
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
165 166
		};

167 168 169 170 171 172 173 174
		wdt0: watchdog@e6020000 {
			compatible = "renesas,r8a7795-wdt", "renesas,rcar-gen3-wdt";
			reg = <0 0xe6020000 0 0x0c>;
			clocks = <&cpg CPG_MOD 402>;
			power-domains = <&cpg>;
			status = "disabled";
		};

175 176 177 178 179 180 181 182 183 184 185
		gpio0: gpio@e6050000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6050000 0 0x50>;
			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 0 16>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&cpg CPG_MOD 912>;
186
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
187 188 189 190 191 192 193 194 195 196 197 198 199
		};

		gpio1: gpio@e6051000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6051000 0 0x50>;
			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 32 28>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&cpg CPG_MOD 911>;
200
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
201 202 203 204 205 206 207 208 209 210 211 212 213
		};

		gpio2: gpio@e6052000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6052000 0 0x50>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 64 15>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&cpg CPG_MOD 910>;
214
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
215 216 217 218 219 220 221 222 223 224 225 226 227
		};

		gpio3: gpio@e6053000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6053000 0 0x50>;
			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 96 16>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&cpg CPG_MOD 909>;
228
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
229 230 231 232 233 234 235 236 237 238 239 240 241
		};

		gpio4: gpio@e6054000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6054000 0 0x50>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 128 18>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&cpg CPG_MOD 908>;
242
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
243 244 245 246 247 248 249 250 251 252 253 254 255
		};

		gpio5: gpio@e6055000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055000 0 0x50>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 160 26>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&cpg CPG_MOD 907>;
256
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
257 258 259 260 261 262 263 264 265 266 267 268 269
		};

		gpio6: gpio@e6055400 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055400 0 0x50>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 192 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&cpg CPG_MOD 906>;
270
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
271 272 273 274 275 276 277 278 279 280 281 282 283
		};

		gpio7: gpio@e6055800 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055800 0 0x50>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 224 4>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&cpg CPG_MOD 905>;
284
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
285 286
		};

287 288
		pmu_a57 {
			compatible = "arm,cortex-a57-pmu";
289 290 291 292 293 294 295 296 297 298
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-affinity = <&a57_0>,
					     <&a57_1>,
					     <&a57_2>,
					     <&a57_3>;
		};

299 300 301
		timer {
			compatible = "arm,armv8-timer";
			interrupts = <GIC_PPI 13
302
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
303
				     <GIC_PPI 14
304
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
305
				     <GIC_PPI 11
306
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
307
				     <GIC_PPI 10
308
					(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
309 310 311 312 313 314 315 316 317 318
		};

		cpg: clock-controller@e6150000 {
			compatible = "renesas,r8a7795-cpg-mssr";
			reg = <0 0xe6150000 0 0x1000>;
			clocks = <&extal_clk>, <&extalr_clk>;
			clock-names = "extal", "extalr";
			#clock-cells = <2>;
			#power-domain-cells = <0>;
		};
319

320 321 322 323 324 325
		sysc: system-controller@e6180000 {
			compatible = "renesas,r8a7795-sysc";
			reg = <0 0xe6180000 0 0x0400>;
			#power-domain-cells = <1>;
		};

326 327 328
		audma0: dma-controller@ec700000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xec700000 0 0x10000>;
329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345
			interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 325 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 327 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH>;
346 347 348 349 350 351 352
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 502>;
			clock-names = "fck";
353
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
354 355 356 357 358 359 360
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		audma1: dma-controller@ec720000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xec720000 0 0x10000>;
361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377
			interrupts = <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 348 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH>;
378 379 380 381 382 383 384
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 501>;
			clock-names = "fck";
385
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
386 387 388 389
			#dma-cells = <1>;
			dma-channels = <16>;
		};

390 391 392 393 394
		pfc: pfc@e6060000 {
			compatible = "renesas,pfc-r8a7795";
			reg = <0 0xe6060000 0 0x50c>;
		};

395 396 397 398 399 400 401 402 403 404 405 406
		intc_ex: interrupt-controller@e61c0000 {
			compatible = "renesas,intc-ex-r8a7795", "renesas,irqc";
			#interrupt-cells = <2>;
			interrupt-controller;
			reg = <0 0xe61c0000 0 0x200>;
			interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 407>;
407
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
408 409
		};

410
		dmac0: dma-controller@e6700000 {
411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437
			compatible = "renesas,dmac-r8a7795",
				     "renesas,rcar-dmac";
			reg = <0 0xe6700000 0 0x10000>;
			interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 219>;
			clock-names = "fck";
438
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
439 440
			#dma-cells = <1>;
			dma-channels = <16>;
441 442 443
		};

		dmac1: dma-controller@e7300000 {
444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470
			compatible = "renesas,dmac-r8a7795",
				     "renesas,rcar-dmac";
			reg = <0 0xe7300000 0 0x10000>;
			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 218>;
			clock-names = "fck";
471
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
472 473
			#dma-cells = <1>;
			dma-channels = <16>;
474 475 476
		};

		dmac2: dma-controller@e7310000 {
477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503
			compatible = "renesas,dmac-r8a7795",
				     "renesas,rcar-dmac";
			reg = <0 0xe7310000 0 0x10000>;
			interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&cpg CPG_MOD 217>;
			clock-names = "fck";
504
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
505 506
			#dma-cells = <1>;
			dma-channels = <16>;
507
		};
508

509
		avb: ethernet@e6800000 {
510 511
			compatible = "renesas,etheravb-r8a7795",
				     "renesas,etheravb-rcar-gen3";
512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545
			reg = <0 0xe6800000 0 0x800>, <0 0xe6a00000 0 0x10000>;
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
					  "ch4", "ch5", "ch6", "ch7",
					  "ch8", "ch9", "ch10", "ch11",
					  "ch12", "ch13", "ch14", "ch15",
					  "ch16", "ch17", "ch18", "ch19",
					  "ch20", "ch21", "ch22", "ch23",
					  "ch24";
			clocks = <&cpg CPG_MOD 812>;
546
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
547 548 549 550 551
			phy-mode = "rgmii-id";
			#address-cells = <1>;
			#size-cells = <0>;
		};

552 553 554 555 556 557 558 559 560 561 562
		can0: can@e6c30000 {
			compatible = "renesas,can-r8a7795",
				     "renesas,rcar-gen3-can";
			reg = <0 0xe6c30000 0 0x1000>;
			interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 916>,
			       <&cpg CPG_CORE R8A7795_CLK_CANFD>,
			       <&can_clk>;
			clock-names = "clkp1", "clkp2", "can_clk";
			assigned-clocks = <&cpg CPG_CORE R8A7795_CLK_CANFD>;
			assigned-clock-rates = <40000000>;
563
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
564 565 566 567 568 569 570 571 572 573 574 575 576 577
			status = "disabled";
		};

		can1: can@e6c38000 {
			compatible = "renesas,can-r8a7795",
				     "renesas,rcar-gen3-can";
			reg = <0 0xe6c38000 0 0x1000>;
			interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 915>,
			       <&cpg CPG_CORE R8A7795_CLK_CANFD>,
			       <&can_clk>;
			clock-names = "clkp1", "clkp2", "can_clk";
			assigned-clocks = <&cpg CPG_CORE R8A7795_CLK_CANFD>;
			assigned-clock-rates = <40000000>;
578
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
579 580 581
			status = "disabled";
		};

582
		hscif0: serial@e6540000 {
583 584 585
			compatible = "renesas,hscif-r8a7795",
				     "renesas,rcar-gen3-hscif",
				     "renesas,hscif";
586 587
			reg = <0 0xe6540000 0 96>;
			interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
588 589 590 591
			clocks = <&cpg CPG_MOD 520>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
592 593
			dmas = <&dmac1 0x31>, <&dmac1 0x30>;
			dma-names = "tx", "rx";
594
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
595 596 597 598
			status = "disabled";
		};

		hscif1: serial@e6550000 {
599 600 601
			compatible = "renesas,hscif-r8a7795",
				     "renesas,rcar-gen3-hscif",
				     "renesas,hscif";
602 603
			reg = <0 0xe6550000 0 96>;
			interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
604 605 606 607
			clocks = <&cpg CPG_MOD 519>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
608 609
			dmas = <&dmac1 0x33>, <&dmac1 0x32>;
			dma-names = "tx", "rx";
610
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
611 612 613 614
			status = "disabled";
		};

		hscif2: serial@e6560000 {
615 616 617
			compatible = "renesas,hscif-r8a7795",
				     "renesas,rcar-gen3-hscif",
				     "renesas,hscif";
618 619
			reg = <0 0xe6560000 0 96>;
			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
620 621 622 623
			clocks = <&cpg CPG_MOD 518>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
624 625
			dmas = <&dmac1 0x35>, <&dmac1 0x34>;
			dma-names = "tx", "rx";
626
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
627 628 629 630
			status = "disabled";
		};

		hscif3: serial@e66a0000 {
631 632 633
			compatible = "renesas,hscif-r8a7795",
				     "renesas,rcar-gen3-hscif",
				     "renesas,hscif";
634 635
			reg = <0 0xe66a0000 0 96>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
636 637 638 639
			clocks = <&cpg CPG_MOD 517>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
640 641
			dmas = <&dmac0 0x37>, <&dmac0 0x36>;
			dma-names = "tx", "rx";
642
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
643 644 645 646
			status = "disabled";
		};

		hscif4: serial@e66b0000 {
647 648 649
			compatible = "renesas,hscif-r8a7795",
				     "renesas,rcar-gen3-hscif",
				     "renesas,hscif";
650 651
			reg = <0 0xe66b0000 0 96>;
			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
652 653 654 655
			clocks = <&cpg CPG_MOD 516>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
656 657
			dmas = <&dmac0 0x39>, <&dmac0 0x38>;
			dma-names = "tx", "rx";
658
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
659 660 661
			status = "disabled";
		};

662
		scif0: serial@e6e60000 {
663 664
			compatible = "renesas,scif-r8a7795",
				     "renesas,rcar-gen3-scif", "renesas,scif";
665 666
			reg = <0 0xe6e60000 0 64>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
667 668 669 670
			clocks = <&cpg CPG_MOD 207>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
671 672
			dmas = <&dmac1 0x51>, <&dmac1 0x50>;
			dma-names = "tx", "rx";
673
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
674 675 676 677
			status = "disabled";
		};

		scif1: serial@e6e68000 {
678 679
			compatible = "renesas,scif-r8a7795",
				     "renesas,rcar-gen3-scif", "renesas,scif";
680 681
			reg = <0 0xe6e68000 0 64>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
682 683 684 685
			clocks = <&cpg CPG_MOD 206>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
686 687
			dmas = <&dmac1 0x53>, <&dmac1 0x52>;
			dma-names = "tx", "rx";
688
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
689 690 691 692
			status = "disabled";
		};

		scif2: serial@e6e88000 {
693 694
			compatible = "renesas,scif-r8a7795",
				     "renesas,rcar-gen3-scif", "renesas,scif";
695 696
			reg = <0 0xe6e88000 0 64>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
697 698 699 700
			clocks = <&cpg CPG_MOD 310>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
701 702
			dmas = <&dmac1 0x13>, <&dmac1 0x12>;
			dma-names = "tx", "rx";
703
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
704 705 706 707
			status = "disabled";
		};

		scif3: serial@e6c50000 {
708 709
			compatible = "renesas,scif-r8a7795",
				     "renesas,rcar-gen3-scif", "renesas,scif";
710 711
			reg = <0 0xe6c50000 0 64>;
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
712 713 714 715
			clocks = <&cpg CPG_MOD 204>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
716 717
			dmas = <&dmac0 0x57>, <&dmac0 0x56>;
			dma-names = "tx", "rx";
718
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
719 720 721 722
			status = "disabled";
		};

		scif4: serial@e6c40000 {
723 724
			compatible = "renesas,scif-r8a7795",
				     "renesas,rcar-gen3-scif", "renesas,scif";
725 726
			reg = <0 0xe6c40000 0 64>;
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
727 728 729 730
			clocks = <&cpg CPG_MOD 203>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
731 732
			dmas = <&dmac0 0x59>, <&dmac0 0x58>;
			dma-names = "tx", "rx";
733
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
734 735 736 737
			status = "disabled";
		};

		scif5: serial@e6f30000 {
738 739
			compatible = "renesas,scif-r8a7795",
				     "renesas,rcar-gen3-scif", "renesas,scif";
740 741
			reg = <0 0xe6f30000 0 64>;
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
742 743 744 745
			clocks = <&cpg CPG_MOD 202>,
				 <&cpg CPG_CORE R8A7795_CLK_S3D1>,
				 <&scif_clk>;
			clock-names = "fck", "brg_int", "scif_clk";
746 747
			dmas = <&dmac1 0x5b>, <&dmac1 0x5a>;
			dma-names = "tx", "rx";
748
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
749 750
			status = "disabled";
		};
751 752 753 754 755 756 757 758

		i2c0: i2c@e6500000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6500000 0 0x40>;
			interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 931>;
759
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
760 761
			dmas = <&dmac1 0x91>, <&dmac1 0x90>;
			dma-names = "tx", "rx";
762
			i2c-scl-internal-delay-ns = <110>;
763 764 765 766 767 768 769 770 771 772
			status = "disabled";
		};

		i2c1: i2c@e6508000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6508000 0 0x40>;
			interrupts = <GIC_SPI 288 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 930>;
773
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
774 775
			dmas = <&dmac1 0x93>, <&dmac1 0x92>;
			dma-names = "tx", "rx";
776
			i2c-scl-internal-delay-ns = <6>;
777 778 779 780 781 782 783 784 785 786
			status = "disabled";
		};

		i2c2: i2c@e6510000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6510000 0 0x40>;
			interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 929>;
787
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
788 789
			dmas = <&dmac1 0x95>, <&dmac1 0x94>;
			dma-names = "tx", "rx";
790
			i2c-scl-internal-delay-ns = <6>;
791 792 793 794 795 796 797 798 799 800
			status = "disabled";
		};

		i2c3: i2c@e66d0000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66d0000 0 0x40>;
			interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 928>;
801
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
802 803
			dmas = <&dmac0 0x97>, <&dmac0 0x96>;
			dma-names = "tx", "rx";
804
			i2c-scl-internal-delay-ns = <110>;
805 806 807 808 809 810 811 812 813 814
			status = "disabled";
		};

		i2c4: i2c@e66d8000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66d8000 0 0x40>;
			interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 927>;
815
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
816 817
			dmas = <&dmac0 0x99>, <&dmac0 0x98>;
			dma-names = "tx", "rx";
818
			i2c-scl-internal-delay-ns = <110>;
819 820 821 822 823 824 825 826 827 828
			status = "disabled";
		};

		i2c5: i2c@e66e0000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66e0000 0 0x40>;
			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 919>;
829
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
830 831
			dmas = <&dmac0 0x9b>, <&dmac0 0x9a>;
			dma-names = "tx", "rx";
832
			i2c-scl-internal-delay-ns = <110>;
833 834 835 836 837 838 839 840 841 842
			status = "disabled";
		};

		i2c6: i2c@e66e8000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66e8000 0 0x40>;
			interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 918>;
843
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
844 845
			dmas = <&dmac0 0x9d>, <&dmac0 0x9c>;
			dma-names = "tx", "rx";
846
			i2c-scl-internal-delay-ns = <6>;
847 848
			status = "disabled";
		};
849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876

		rcar_sound: sound@ec500000 {
			/*
			 * #sound-dai-cells is required
			 *
			 * Single DAI : #sound-dai-cells = <0>;	<&rcar_sound>;
			 * Multi  DAI : #sound-dai-cells = <1>;	<&rcar_sound N>;
			 */
			/*
			 * #clock-cells is required for audio_clkout0/1/2/3
			 *
			 * clkout	: #clock-cells = <0>;	<&rcar_sound>;
			 * clkout0/1/2/3: #clock-cells = <1>;	<&rcar_sound N>;
			 */
			compatible =  "renesas,rcar_sound-r8a7795", "renesas,rcar_sound-gen3";
			reg =	<0 0xec500000 0 0x1000>, /* SCU */
				<0 0xec5a0000 0 0x100>,  /* ADG */
				<0 0xec540000 0 0x1000>, /* SSIU */
				<0 0xec541000 0 0x280>,  /* SSI */
				<0 0xec740000 0 0x200>;  /* Audio DMAC peri peri*/
			reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";

			clocks = <&cpg CPG_MOD 1005>,
				 <&cpg CPG_MOD 1006>, <&cpg CPG_MOD 1007>,
				 <&cpg CPG_MOD 1008>, <&cpg CPG_MOD 1009>,
				 <&cpg CPG_MOD 1010>, <&cpg CPG_MOD 1011>,
				 <&cpg CPG_MOD 1012>, <&cpg CPG_MOD 1013>,
				 <&cpg CPG_MOD 1014>, <&cpg CPG_MOD 1015>,
877 878 879 880 881
				 <&cpg CPG_MOD 1022>, <&cpg CPG_MOD 1023>,
				 <&cpg CPG_MOD 1024>, <&cpg CPG_MOD 1025>,
				 <&cpg CPG_MOD 1026>, <&cpg CPG_MOD 1027>,
				 <&cpg CPG_MOD 1028>, <&cpg CPG_MOD 1029>,
				 <&cpg CPG_MOD 1030>, <&cpg CPG_MOD 1031>,
882
				 <&cpg CPG_MOD 1019>, <&cpg CPG_MOD 1018>,
883 884 885 886 887 888 889
				 <&audio_clk_a>, <&audio_clk_b>,
				 <&audio_clk_c>,
				 <&cpg CPG_CORE R8A7795_CLK_S0D4>;
			clock-names = "ssi-all",
				      "ssi.9", "ssi.8", "ssi.7", "ssi.6",
				      "ssi.5", "ssi.4", "ssi.3", "ssi.2",
				      "ssi.1", "ssi.0",
890 891 892
				      "src.9", "src.8", "src.7", "src.6",
				      "src.5", "src.4", "src.3", "src.2",
				      "src.1", "src.0",
893
				      "dvc.0", "dvc.1",
894
				      "clk_a", "clk_b", "clk_c", "clk_i";
895
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
896 897
			status = "disabled";

898 899 900 901 902 903 904 905 906 907 908
			rcar_sound,dvc {
				dvc0: dvc@0 {
					dmas = <&audma0 0xbc>;
					dma-names = "tx";
				};
				dvc1: dvc@1 {
					dmas = <&audma0 0xbe>;
					dma-names = "tx";
				};
			};

909 910
			rcar_sound,src {
				src0: src@0 {
911
					interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>;
912 913 914 915
					dmas = <&audma0 0x85>, <&audma1 0x9a>;
					dma-names = "rx", "tx";
				};
				src1: src@1 {
916
					interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>;
917 918 919 920
					dmas = <&audma0 0x87>, <&audma1 0x9c>;
					dma-names = "rx", "tx";
				};
				src2: src@2 {
921
					interrupts = <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>;
922 923 924 925
					dmas = <&audma0 0x89>, <&audma1 0x9e>;
					dma-names = "rx", "tx";
				};
				src3: src@3 {
926
					interrupts = <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
927 928 929 930
					dmas = <&audma0 0x8b>, <&audma1 0xa0>;
					dma-names = "rx", "tx";
				};
				src4: src@4 {
931
					interrupts = <GIC_SPI 356 IRQ_TYPE_LEVEL_HIGH>;
932 933 934 935
					dmas = <&audma0 0x8d>, <&audma1 0xb0>;
					dma-names = "rx", "tx";
				};
				src5: src@5 {
936
					interrupts = <GIC_SPI 357 IRQ_TYPE_LEVEL_HIGH>;
937 938 939 940
					dmas = <&audma0 0x8f>, <&audma1 0xb2>;
					dma-names = "rx", "tx";
				};
				src6: src@6 {
941
					interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
942 943 944 945
					dmas = <&audma0 0x91>, <&audma1 0xb4>;
					dma-names = "rx", "tx";
				};
				src7: src@7 {
946
					interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>;
947 948 949 950
					dmas = <&audma0 0x93>, <&audma1 0xb6>;
					dma-names = "rx", "tx";
				};
				src8: src@8 {
951
					interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>;
952 953 954 955
					dmas = <&audma0 0x95>, <&audma1 0xb8>;
					dma-names = "rx", "tx";
				};
				src9: src@9 {
956
					interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>;
957 958 959 960 961
					dmas = <&audma0 0x97>, <&audma1 0xba>;
					dma-names = "rx", "tx";
				};
			};

962 963
			rcar_sound,ssi {
				ssi0: ssi@0 {
964
					interrupts = <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>;
965 966
					dmas = <&audma0 0x01>, <&audma1 0x02>, <&audma0 0x15>, <&audma1 0x16>;
					dma-names = "rx", "tx", "rxu", "txu";
967 968
				};
				ssi1: ssi@1 {
969
					 interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>;
970 971
					dmas = <&audma0 0x03>, <&audma1 0x04>, <&audma0 0x49>, <&audma1 0x4a>;
					dma-names = "rx", "tx", "rxu", "txu";
972 973
				};
				ssi2: ssi@2 {
974
					interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH>;
975 976
					dmas = <&audma0 0x05>, <&audma1 0x06>, <&audma0 0x63>, <&audma1 0x64>;
					dma-names = "rx", "tx", "rxu", "txu";
977 978
				};
				ssi3: ssi@3 {
979
					interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH>;
980 981
					dmas = <&audma0 0x07>, <&audma1 0x08>, <&audma0 0x6f>, <&audma1 0x70>;
					dma-names = "rx", "tx", "rxu", "txu";
982 983
				};
				ssi4: ssi@4 {
984
					interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>;
985 986
					dmas = <&audma0 0x09>, <&audma1 0x0a>, <&audma0 0x71>, <&audma1 0x72>;
					dma-names = "rx", "tx", "rxu", "txu";
987 988
				};
				ssi5: ssi@5 {
989
					interrupts = <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
990 991
					dmas = <&audma0 0x0b>, <&audma1 0x0c>, <&audma0 0x73>, <&audma1 0x74>;
					dma-names = "rx", "tx", "rxu", "txu";
992 993
				};
				ssi6: ssi@6 {
994
					interrupts = <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>;
995 996
					dmas = <&audma0 0x0d>, <&audma1 0x0e>, <&audma0 0x75>, <&audma1 0x76>;
					dma-names = "rx", "tx", "rxu", "txu";
997 998
				};
				ssi7: ssi@7 {
999
					interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>;
1000 1001
					dmas = <&audma0 0x0f>, <&audma1 0x10>, <&audma0 0x79>, <&audma1 0x7a>;
					dma-names = "rx", "tx", "rxu", "txu";
1002 1003
				};
				ssi8: ssi@8 {
1004
					interrupts = <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>;
1005 1006
					dmas = <&audma0 0x11>, <&audma1 0x12>, <&audma0 0x7b>, <&audma1 0x7c>;
					dma-names = "rx", "tx", "rxu", "txu";
1007 1008
				};
				ssi9: ssi@9 {
1009
					interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>;
1010 1011
					dmas = <&audma0 0x13>, <&audma1 0x14>, <&audma0 0x7d>, <&audma1 0x7e>;
					dma-names = "rx", "tx", "rxu", "txu";
1012 1013 1014
				};
			};
		};
1015 1016 1017 1018 1019

		sata: sata@ee300000 {
			compatible = "renesas,sata-r8a7795";
			reg = <0 0xee300000 0 0x1fff>;
			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
1020
			clocks = <&cpg CPG_MOD 815>;
1021 1022
			status = "disabled";
		};
1023 1024

		xhci0: usb@ee000000 {
1025
			compatible = "renesas,xhci-r8a7795", "renesas,rcar-gen3-xhci";
1026 1027 1028
			reg = <0 0xee000000 0 0xc00>;
			interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 328>;
1029
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1030 1031 1032 1033
			status = "disabled";
		};

		xhci1: usb@ee0400000 {
1034
			compatible = "renesas,xhci-r8a7795", "renesas,rcar-gen3-xhci";
1035 1036 1037
			reg = <0 0xee040000 0 0xc00>;
			interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 327>;
1038
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1039 1040
			status = "disabled";
		};
1041 1042 1043 1044 1045 1046 1047 1048 1049

		usb_dmac0: dma-controller@e65a0000 {
			compatible = "renesas,r8a7795-usb-dmac",
				     "renesas,usb-dmac";
			reg = <0 0xe65a0000 0 0x100>;
			interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1";
			clocks = <&cpg CPG_MOD 330>;
1050
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062
			#dma-cells = <1>;
			dma-channels = <2>;
		};

		usb_dmac1: dma-controller@e65b0000 {
			compatible = "renesas,r8a7795-usb-dmac",
				     "renesas,usb-dmac";
			reg = <0 0xe65b0000 0 0x100>;
			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1";
			clocks = <&cpg CPG_MOD 331>;
1063
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1064 1065 1066
			#dma-cells = <1>;
			dma-channels = <2>;
		};
1067 1068 1069 1070 1071 1072

		sdhi0: sd@ee100000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee100000 0 0x2000>;
			interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 314>;
1073
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1074 1075 1076 1077 1078 1079 1080 1081
			status = "disabled";
		};

		sdhi1: sd@ee120000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee120000 0 0x2000>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 313>;
1082
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1083 1084 1085 1086 1087 1088 1089 1090
			status = "disabled";
		};

		sdhi2: sd@ee140000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee140000 0 0x2000>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 312>;
1091
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1092 1093 1094 1095 1096 1097 1098 1099 1100
			cap-mmc-highspeed;
			status = "disabled";
		};

		sdhi3: sd@ee160000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee160000 0 0x2000>;
			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 311>;
1101
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1102 1103 1104
			cap-mmc-highspeed;
			status = "disabled";
		};
1105 1106 1107 1108 1109 1110

		usb2_phy0: usb-phy@ee080200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee080200 0 0x700>;
			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 703>;
1111
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1112 1113 1114 1115 1116 1117 1118 1119
			#phy-cells = <0>;
			status = "disabled";
		};

		usb2_phy1: usb-phy@ee0a0200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee0a0200 0 0x700>;
			clocks = <&cpg CPG_MOD 702>;
1120
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1121 1122 1123 1124 1125 1126 1127 1128
			#phy-cells = <0>;
			status = "disabled";
		};

		usb2_phy2: usb-phy@ee0c0200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee0c0200 0 0x700>;
			clocks = <&cpg CPG_MOD 701>;
1129
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1130 1131 1132
			#phy-cells = <0>;
			status = "disabled";
		};
1133 1134 1135 1136 1137 1138 1139 1140

		ehci0: usb@ee080100 {
			compatible = "generic-ehci";
			reg = <0 0xee080100 0 0x100>;
			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 703>;
			phys = <&usb2_phy0>;
			phy-names = "usb";
1141
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1142 1143 1144 1145 1146 1147 1148 1149 1150 1151
			status = "disabled";
		};

		ehci1: usb@ee0a0100 {
			compatible = "generic-ehci";
			reg = <0 0xee0a0100 0 0x100>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 702>;
			phys = <&usb2_phy1>;
			phy-names = "usb";
1152
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1153 1154 1155 1156 1157 1158 1159 1160 1161 1162
			status = "disabled";
		};

		ehci2: usb@ee0c0100 {
			compatible = "generic-ehci";
			reg = <0 0xee0c0100 0 0x100>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 701>;
			phys = <&usb2_phy2>;
			phy-names = "usb";
1163
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1164 1165 1166 1167 1168 1169 1170 1171 1172 1173
			status = "disabled";
		};

		ohci0: usb@ee080000 {
			compatible = "generic-ohci";
			reg = <0 0xee080000 0 0x100>;
			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 703>;
			phys = <&usb2_phy0>;
			phy-names = "usb";
1174
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1175 1176 1177 1178 1179 1180 1181 1182 1183 1184
			status = "disabled";
		};

		ohci1: usb@ee0a0000 {
			compatible = "generic-ohci";
			reg = <0 0xee0a0000 0 0x100>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 702>;
			phys = <&usb2_phy1>;
			phy-names = "usb";
1185
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1186 1187 1188 1189 1190 1191 1192 1193 1194 1195
			status = "disabled";
		};

		ohci2: usb@ee0c0000 {
			compatible = "generic-ohci";
			reg = <0 0xee0c0000 0 0x100>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 701>;
			phys = <&usb2_phy2>;
			phy-names = "usb";
1196
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1197 1198
			status = "disabled";
		};
1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219
		pciec0: pcie@fe000000 {
			compatible = "renesas,pcie-r8a7795";
			reg = <0 0xfe000000 0 0x80000>;
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x00 0xff>;
			device_type = "pci";
			ranges = <0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
				0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
				0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
				0x42000000 0 0x38000000 0 0x38000000 0 0x08000000>;
			/* Map all possible DDR as inbound ranges */
			dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x40000000>;
			interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0>;
			interrupt-map = <0 0 0 0 &gic GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 319>, <&pcie_bus_clk>;
			clock-names = "pcie", "pcie_bus";
1220
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244
			status = "disabled";
		};

		pciec1: pcie@ee800000 {
			compatible = "renesas,pcie-r8a7795";
			reg = <0 0xee800000 0 0x80000>;
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x00 0xff>;
			device_type = "pci";
			ranges = <0x01000000 0 0x00000000 0 0xee900000 0 0x00100000
				0x02000000 0 0xeea00000 0 0xeea00000 0 0x00200000
				0x02000000 0 0xc0000000 0 0xc0000000 0 0x08000000
				0x42000000 0 0xc8000000 0 0xc8000000 0 0x08000000>;
			/* Map all possible DDR as inbound ranges */
			dma-ranges = <0x42000000 0 0x40000000 0 0x40000000 0 0x40000000>;
			interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0>;
			interrupt-map = <0 0 0 0 &gic GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD 318>, <&pcie_bus_clk>;
			clock-names = "pcie", "pcie_bus";
1245
			power-domains = <&sysc R8A7795_PD_ALWAYS_ON>;
1246 1247
			status = "disabled";
		};
1248 1249
	};
};