setup.c 16.5 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * Renesas - AP-325RXA
 * (Compatible with Algo System ., LTD. - AP-320A)
 *
 * Copyright (C) 2008 Renesas Solutions Corp.
 * Author : Yusuke Goda <goda.yuske@renesas.com>
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */

#include <linux/init.h>
#include <linux/device.h>
15
#include <linux/interrupt.h>
16
#include <linux/platform_device.h>
17
#include <linux/mmc/host.h>
18
#include <linux/mmc/sh_mobile_sdhi.h>
19
#include <linux/mtd/physmap.h>
20
#include <linux/mtd/sh_flctl.h>
21
#include <linux/delay.h>
22
#include <linux/i2c.h>
23
#include <linux/smsc911x.h>
24
#include <linux/gpio.h>
25
#include <media/ov772x.h>
26
#include <media/soc_camera.h>
27 28
#include <media/soc_camera_platform.h>
#include <media/sh_mobile_ceu.h>
29
#include <video/sh_mobile_lcdc.h>
30
#include <asm/io.h>
31
#include <asm/clock.h>
32
#include <asm/suspend.h>
33
#include <cpu/sh7723.h>
34

35 36 37 38 39
static struct smsc911x_platform_config smsc911x_config = {
	.phy_interface	= PHY_INTERFACE_MODE_MII,
	.irq_polarity	= SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
	.irq_type	= SMSC911X_IRQ_TYPE_OPEN_DRAIN,
	.flags		= SMSC911X_USE_32BIT,
40 41
};

42
static struct resource smsc9118_resources[] = {
43 44 45 46 47 48 49 50 51 52 53 54
	[0] = {
		.start	= 0xb6080000,
		.end	= 0xb60fffff,
		.flags	= IORESOURCE_MEM,
	},
	[1] = {
		.start	= 35,
		.end	= 35,
		.flags	= IORESOURCE_IRQ,
	}
};

55 56
static struct platform_device smsc9118_device = {
	.name		= "smsc911x",
57
	.id		= -1,
58 59
	.num_resources	= ARRAY_SIZE(smsc9118_resources),
	.resource	= smsc9118_resources,
60
	.dev		= {
61
		.platform_data = &smsc911x_config,
62
	},
63 64
};

65 66 67 68
/*
 * AP320 and AP325RXA has CPLD data in NOR Flash(0xA80000-0xABFFFF).
 * If this area erased, this board can not boot.
 */
69 70
static struct mtd_partition ap325rxa_nor_flash_partitions[] = {
	{
71 72 73 74 75 76 77 78 79 80 81 82
		.name = "uboot",
		.offset = 0,
		.size = (1 * 1024 * 1024),
		.mask_flags = MTD_WRITEABLE,	/* Read-only */
	}, {
		.name = "kernel",
		.offset = MTDPART_OFS_APPEND,
		.size = (2 * 1024 * 1024),
	}, {
		.name = "free-area0",
		.offset = MTDPART_OFS_APPEND,
		.size = ((7 * 1024 * 1024) + (512 * 1024)),
83
	}, {
84 85 86 87
		.name = "CPLD-Data",
		.offset = MTDPART_OFS_APPEND,
		.mask_flags = MTD_WRITEABLE,	/* Read-only */
		.size = (1024 * 128 * 2),
88
	}, {
89 90 91
		.name = "free-area1",
		.offset = MTDPART_OFS_APPEND,
		.size = MTDPART_SIZ_FULL,
92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118
	},
};

static struct physmap_flash_data ap325rxa_nor_flash_data = {
	.width		= 2,
	.parts		= ap325rxa_nor_flash_partitions,
	.nr_parts	= ARRAY_SIZE(ap325rxa_nor_flash_partitions),
};

static struct resource ap325rxa_nor_flash_resources[] = {
	[0] = {
		.name	= "NOR Flash",
		.start	= 0x00000000,
		.end	= 0x00ffffff,
		.flags	= IORESOURCE_MEM,
	}
};

static struct platform_device ap325rxa_nor_flash_device = {
	.name		= "physmap-flash",
	.resource	= ap325rxa_nor_flash_resources,
	.num_resources	= ARRAY_SIZE(ap325rxa_nor_flash_resources),
	.dev		= {
		.platform_data = &ap325rxa_nor_flash_data,
	},
};

119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150
static struct mtd_partition nand_partition_info[] = {
	{
		.name	= "nand_data",
		.offset	= 0,
		.size	= MTDPART_SIZ_FULL,
	},
};

static struct resource nand_flash_resources[] = {
	[0] = {
		.start	= 0xa4530000,
		.end	= 0xa45300ff,
		.flags	= IORESOURCE_MEM,
	}
};

static struct sh_flctl_platform_data nand_flash_data = {
	.parts		= nand_partition_info,
	.nr_parts	= ARRAY_SIZE(nand_partition_info),
	.flcmncr_val	= FCKSEL_E | TYPESEL_SET | NANWF_E,
	.has_hwecc	= 1,
};

static struct platform_device nand_flash_device = {
	.name		= "sh_flctl",
	.resource	= nand_flash_resources,
	.num_resources	= ARRAY_SIZE(nand_flash_resources),
	.dev		= {
		.platform_data = &nand_flash_data,
	},
};

151 152 153
#define FPGA_LCDREG	0xB4100180
#define FPGA_BKLREG	0xB4100212
#define FPGA_LCDREG_VAL	0x0018
154
#define PORT_MSELCRB	0xA4050182
155 156 157
#define PORT_HIZCRC	0xA405015C
#define PORT_DRVCRA	0xA405018A
#define PORT_DRVCRB	0xA405018C
158

159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
static int ap320_wvga_set_brightness(void *board_data, int brightness)
{
	if (brightness) {
		gpio_set_value(GPIO_PTS3, 0);
		__raw_writew(0x100, FPGA_BKLREG);
	} else {
		__raw_writew(0, FPGA_BKLREG);
		gpio_set_value(GPIO_PTS3, 1);
	}
	
	return 0;
}

static int ap320_wvga_get_brightness(void *board_data)
{
	return gpio_get_value(GPIO_PTS3);
}

177
static void ap320_wvga_power_on(void *board_data, struct fb_info *info)
178 179 180 181
{
	msleep(100);

	/* ASD AP-320/325 LCD ON */
182
	__raw_writew(FPGA_LCDREG_VAL, FPGA_LCDREG);
183 184
}

185 186 187
static void ap320_wvga_power_off(void *board_data)
{
	/* ASD AP-320/325 LCD OFF */
188
	__raw_writew(0, FPGA_LCDREG);
189 190
}

191
static const struct fb_videomode ap325rxa_lcdc_modes[] = {
192 193 194 195 196 197 198 199 200 201 202 203 204 205
	{
		.name = "LB070WV1",
		.xres = 800,
		.yres = 480,
		.left_margin = 32,
		.right_margin = 160,
		.hsync_len = 8,
		.upper_margin = 63,
		.lower_margin = 80,
		.vsync_len = 1,
		.sync = 0, /* hsync and vsync are active low */
	},
};

206 207 208 209 210 211 212
static struct sh_mobile_lcdc_info lcdc_info = {
	.clock_source = LCDC_CLK_EXTERNAL,
	.ch[0] = {
		.chan = LCDC_CHAN_MAINLCD,
		.bpp = 16,
		.interface_type = RGB18,
		.clock_divider = 1,
213 214
		.lcd_cfg = ap325rxa_lcdc_modes,
		.num_cfg = ARRAY_SIZE(ap325rxa_lcdc_modes),
215 216 217 218
		.lcd_size_cfg = { /* 7.0 inch */
			.width = 152,
			.height = 91,
		},
219 220
		.board_cfg = {
			.display_on = ap320_wvga_power_on,
221
			.display_off = ap320_wvga_power_off,
222 223 224 225 226 227
			.set_brightness = ap320_wvga_set_brightness,
			.get_brightness = ap320_wvga_get_brightness,
		},
		.bl_info = {
			.name = "sh_mobile_lcdc_bl",
			.max_brightness = 1,
228 229 230 231 232 233 234 235
		},
	}
};

static struct resource lcdc_resources[] = {
	[0] = {
		.name	= "LCDC",
		.start	= 0xfe940000, /* P4-only space */
236
		.end	= 0xfe942fff,
237 238
		.flags	= IORESOURCE_MEM,
	},
239 240 241 242
	[1] = {
		.start	= 28,
		.flags	= IORESOURCE_IRQ,
	},
243 244 245 246 247 248 249 250 251
};

static struct platform_device lcdc_device = {
	.name		= "sh_mobile_lcdc_fb",
	.num_resources	= ARRAY_SIZE(lcdc_resources),
	.resource	= lcdc_resources,
	.dev		= {
		.platform_data	= &lcdc_info,
	},
252 253 254
	.archdata = {
		.hwblk_id = HWBLK_LCDC,
	},
255 256
};

257 258 259 260 261 262
static void camera_power(int val)
{
	gpio_set_value(GPIO_PTZ5, val); /* RST_CAM/RSTB */
	mdelay(10);
}

263
#ifdef CONFIG_I2C
264
/* support for the old ncm03j camera */
265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284
static unsigned char camera_ncm03j_magic[] =
{
	0x87, 0x00, 0x88, 0x08, 0x89, 0x01, 0x8A, 0xE8,
	0x1D, 0x00, 0x1E, 0x8A, 0x21, 0x00, 0x33, 0x36,
	0x36, 0x60, 0x37, 0x08, 0x3B, 0x31, 0x44, 0x0F,
	0x46, 0xF0, 0x4B, 0x28, 0x4C, 0x21, 0x4D, 0x55,
	0x4E, 0x1B, 0x4F, 0xC7, 0x50, 0xFC, 0x51, 0x12,
	0x58, 0x02, 0x66, 0xC0, 0x67, 0x46, 0x6B, 0xA0,
	0x6C, 0x34, 0x7E, 0x25, 0x7F, 0x25, 0x8D, 0x0F,
	0x92, 0x40, 0x93, 0x04, 0x94, 0x26, 0x95, 0x0A,
	0x99, 0x03, 0x9A, 0xF0, 0x9B, 0x14, 0x9D, 0x7A,
	0xC5, 0x02, 0xD6, 0x07, 0x59, 0x00, 0x5A, 0x1A,
	0x5B, 0x2A, 0x5C, 0x37, 0x5D, 0x42, 0x5E, 0x56,
	0xC8, 0x00, 0xC9, 0x1A, 0xCA, 0x2A, 0xCB, 0x37,
	0xCC, 0x42, 0xCD, 0x56, 0xCE, 0x00, 0xCF, 0x1A,
	0xD0, 0x2A, 0xD1, 0x37, 0xD2, 0x42, 0xD3, 0x56,
	0x5F, 0x68, 0x60, 0x87, 0x61, 0xA3, 0x62, 0xBC,
	0x63, 0xD4, 0x64, 0xEA, 0xD6, 0x0F,
};

285 286 287 288 289 290
static int camera_probe(void)
{
	struct i2c_adapter *a = i2c_get_adapter(0);
	struct i2c_msg msg;
	int ret;

291 292 293
	if (!a)
		return -ENODEV;

294 295 296 297 298 299 300 301 302 303 304
	camera_power(1);
	msg.addr = 0x6e;
	msg.buf = camera_ncm03j_magic;
	msg.len = 2;
	msg.flags = 0;
	ret = i2c_transfer(a, &msg, 1);
	camera_power(0);

	return ret;
}

305 306 307 308 309 310 311 312
static int camera_set_capture(struct soc_camera_platform_info *info,
			      int enable)
{
	struct i2c_adapter *a = i2c_get_adapter(0);
	struct i2c_msg msg;
	int ret = 0;
	int i;

313
	camera_power(0);
314 315 316
	if (!enable)
		return 0; /* no disable for now */

317
	camera_power(1);
318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334
	for (i = 0; i < ARRAY_SIZE(camera_ncm03j_magic); i += 2) {
		u_int8_t buf[8];

		msg.addr = 0x6e;
		msg.buf = buf;
		msg.len = 2;
		msg.flags = 0;

		buf[0] = camera_ncm03j_magic[i];
		buf[1] = camera_ncm03j_magic[i + 1];

		ret = (ret < 0) ? ret : i2c_transfer(a, &msg, 1);
	}

	return ret;
}

335 336
static int ap325rxa_camera_add(struct soc_camera_device *icd);
static void ap325rxa_camera_del(struct soc_camera_device *icd);
337

338 339 340 341
static struct soc_camera_platform_info camera_info = {
	.format_name = "UYVY",
	.format_depth = 16,
	.format = {
342
		.code = V4L2_MBUS_FMT_UYVY8_2X8,
343
		.colorspace = V4L2_COLORSPACE_SMPTE170M,
344
		.field = V4L2_FIELD_NONE,
345 346 347
		.width = 640,
		.height = 480,
	},
348 349 350 351
	.mbus_param = V4L2_MBUS_PCLK_SAMPLE_RISING | V4L2_MBUS_MASTER |
	V4L2_MBUS_VSYNC_ACTIVE_HIGH | V4L2_MBUS_HSYNC_ACTIVE_HIGH |
	V4L2_MBUS_DATA_ACTIVE_HIGH,
	.mbus_type = V4L2_MBUS_PARALLEL,
352
	.set_capture = camera_set_capture,
353 354
};

355
static struct soc_camera_link camera_link = {
356 357 358 359 360
	.bus_id		= 0,
	.add_device	= ap325rxa_camera_add,
	.del_device	= ap325rxa_camera_del,
	.module_name	= "soc_camera_platform",
	.priv		= &camera_info,
361 362
};

363 364 365
static struct platform_device *camera_device;

static void ap325rxa_camera_release(struct device *dev)
366
{
367
	soc_camera_platform_release(&camera_device);
368 369
}

370
static int ap325rxa_camera_add(struct soc_camera_device *icd)
371
{
372
	int ret = soc_camera_platform_add(icd, &camera_device, &camera_link,
373 374 375
					  ap325rxa_camera_release, 0);
	if (ret < 0)
		return ret;
376

377 378
	ret = camera_probe();
	if (ret < 0)
379
		soc_camera_platform_del(icd, camera_device, &camera_link);
380

381
	return ret;
382 383
}

384
static void ap325rxa_camera_del(struct soc_camera_device *icd)
385
{
386
	soc_camera_platform_del(icd, camera_device, &camera_link);
387
}
388
#endif /* CONFIG_I2C */
389

390 391 392 393 394 395 396 397 398
static int ov7725_power(struct device *dev, int mode)
{
	camera_power(0);
	if (mode)
		camera_power(1);

	return 0;
}

399
static struct sh_mobile_ceu_info sh_mobile_ceu_info = {
400
	.flags = SH_CEU_FLAG_USE_8BIT_BUS,
401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420
};

static struct resource ceu_resources[] = {
	[0] = {
		.name	= "CEU",
		.start	= 0xfe910000,
		.end	= 0xfe91009f,
		.flags	= IORESOURCE_MEM,
	},
	[1] = {
		.start  = 52,
		.flags  = IORESOURCE_IRQ,
	},
	[2] = {
		/* place holder for contiguous memory */
	},
};

static struct platform_device ceu_device = {
	.name		= "sh_mobile_ceu",
421
	.id             = 0, /* "ceu0" clock */
422 423 424 425 426
	.num_resources	= ARRAY_SIZE(ceu_resources),
	.resource	= ceu_resources,
	.dev		= {
		.platform_data	= &sh_mobile_ceu_info,
	},
427 428 429
	.archdata = {
		.hwblk_id = HWBLK_CEU,
	},
430 431
};

432 433 434 435
static struct resource sdhi0_cn3_resources[] = {
	[0] = {
		.name	= "SDHI0",
		.start	= 0x04ce0000,
436
		.end	= 0x04ce00ff,
437 438 439
		.flags	= IORESOURCE_MEM,
	},
	[1] = {
M
Magnus Damm 已提交
440
		.start	= 100,
441 442
		.flags  = IORESOURCE_IRQ,
	},
443 444
};

445 446 447 448
static struct sh_mobile_sdhi_info sdhi0_cn3_data = {
	.tmio_caps      = MMC_CAP_SDIO_IRQ,
};

449 450
static struct platform_device sdhi0_cn3_device = {
	.name		= "sh_mobile_sdhi",
451
	.id             = 0, /* "sdhi0" clock */
452 453
	.num_resources	= ARRAY_SIZE(sdhi0_cn3_resources),
	.resource	= sdhi0_cn3_resources,
454 455 456
	.dev = {
		.platform_data = &sdhi0_cn3_data,
	},
457 458
	.archdata = {
		.hwblk_id = HWBLK_SDHI0,
459 460 461
	},
};

462 463 464 465
static struct resource sdhi1_cn7_resources[] = {
	[0] = {
		.name	= "SDHI1",
		.start	= 0x04cf0000,
466
		.end	= 0x04cf00ff,
467 468 469
		.flags	= IORESOURCE_MEM,
	},
	[1] = {
M
Magnus Damm 已提交
470
		.start	= 23,
471 472 473 474
		.flags  = IORESOURCE_IRQ,
	},
};

475 476 477 478
static struct sh_mobile_sdhi_info sdhi1_cn7_data = {
	.tmio_caps      = MMC_CAP_SDIO_IRQ,
};

479 480 481 482 483
static struct platform_device sdhi1_cn7_device = {
	.name		= "sh_mobile_sdhi",
	.id             = 1, /* "sdhi1" clock */
	.num_resources	= ARRAY_SIZE(sdhi1_cn7_resources),
	.resource	= sdhi1_cn7_resources,
484 485 486
	.dev = {
		.platform_data = &sdhi1_cn7_data,
	},
487 488 489 490 491
	.archdata = {
		.hwblk_id = HWBLK_SDHI1,
	},
};

492
static struct i2c_board_info __initdata ap325rxa_i2c_devices[] = {
493 494 495
	{
		I2C_BOARD_INFO("pcf8563", 0x51),
	},
496 497 498
};

static struct i2c_board_info ap325rxa_i2c_camera[] = {
499 500
	{
		I2C_BOARD_INFO("ov772x", 0x21),
501 502 503 504
	},
};

static struct ov772x_camera_info ov7725_info = {
505
	.flags		= OV772X_FLAG_VFLIP | OV772X_FLAG_HFLIP,
506
	.edgectrl	= OV772X_AUTO_EDGECTRL(0xf, 0),
507 508 509 510 511 512 513 514
};

static struct soc_camera_link ov7725_link = {
	.bus_id		= 0,
	.power		= ov7725_power,
	.board_info	= &ap325rxa_i2c_camera[0],
	.i2c_adapter_id	= 0,
	.priv		= &ov7725_info,
515 516
};

517 518 519 520 521
static struct platform_device ap325rxa_camera[] = {
	{
		.name	= "soc-camera-pdrv",
		.id	= 0,
		.dev	= {
522
			.platform_data = &ov7725_link,
523 524 525 526 527
		},
	}, {
		.name	= "soc-camera-pdrv",
		.id	= 1,
		.dev	= {
528
			.platform_data = &camera_link,
529
		},
530
	},
531 532
};

533 534 535 536 537 538
static struct platform_device *ap325rxa_devices[] __initdata = {
	&smsc9118_device,
	&ap325rxa_nor_flash_device,
	&lcdc_device,
	&ceu_device,
	&nand_flash_device,
539
	&sdhi0_cn3_device,
540
	&sdhi1_cn7_device,
541 542
	&ap325rxa_camera[0],
	&ap325rxa_camera[1],
543 544
};

545 546 547 548 549
extern char ap325rxa_sdram_enter_start;
extern char ap325rxa_sdram_enter_end;
extern char ap325rxa_sdram_leave_start;
extern char ap325rxa_sdram_leave_end;

550 551
static int __init ap325rxa_devices_setup(void)
{
552 553 554 555 556 557 558
	/* register board specific self-refresh code */
	sh_mobile_register_self_refresh(SUSP_SH_STANDBY | SUSP_SH_SF,
					&ap325rxa_sdram_enter_start,
					&ap325rxa_sdram_enter_end,
					&ap325rxa_sdram_leave_start,
					&ap325rxa_sdram_leave_end);

559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622
	/* LD3 and LD4 LEDs */
	gpio_request(GPIO_PTX5, NULL); /* RUN */
	gpio_direction_output(GPIO_PTX5, 1);
	gpio_export(GPIO_PTX5, 0);

	gpio_request(GPIO_PTX4, NULL); /* INDICATOR */
	gpio_direction_output(GPIO_PTX4, 0);
	gpio_export(GPIO_PTX4, 0);

	/* SW1 input */
	gpio_request(GPIO_PTF7, NULL); /* MODE */
	gpio_direction_input(GPIO_PTF7);
	gpio_export(GPIO_PTF7, 0);

	/* LCDC */
	gpio_request(GPIO_FN_LCDD15, NULL);
	gpio_request(GPIO_FN_LCDD14, NULL);
	gpio_request(GPIO_FN_LCDD13, NULL);
	gpio_request(GPIO_FN_LCDD12, NULL);
	gpio_request(GPIO_FN_LCDD11, NULL);
	gpio_request(GPIO_FN_LCDD10, NULL);
	gpio_request(GPIO_FN_LCDD9, NULL);
	gpio_request(GPIO_FN_LCDD8, NULL);
	gpio_request(GPIO_FN_LCDD7, NULL);
	gpio_request(GPIO_FN_LCDD6, NULL);
	gpio_request(GPIO_FN_LCDD5, NULL);
	gpio_request(GPIO_FN_LCDD4, NULL);
	gpio_request(GPIO_FN_LCDD3, NULL);
	gpio_request(GPIO_FN_LCDD2, NULL);
	gpio_request(GPIO_FN_LCDD1, NULL);
	gpio_request(GPIO_FN_LCDD0, NULL);
	gpio_request(GPIO_FN_LCDLCLK_PTR, NULL);
	gpio_request(GPIO_FN_LCDDCK, NULL);
	gpio_request(GPIO_FN_LCDVEPWC, NULL);
	gpio_request(GPIO_FN_LCDVCPWC, NULL);
	gpio_request(GPIO_FN_LCDVSYN, NULL);
	gpio_request(GPIO_FN_LCDHSYN, NULL);
	gpio_request(GPIO_FN_LCDDISP, NULL);
	gpio_request(GPIO_FN_LCDDON, NULL);

	/* LCD backlight */
	gpio_request(GPIO_PTS3, NULL);
	gpio_direction_output(GPIO_PTS3, 1);

	/* CEU */
	gpio_request(GPIO_FN_VIO_CLK2, NULL);
	gpio_request(GPIO_FN_VIO_VD2, NULL);
	gpio_request(GPIO_FN_VIO_HD2, NULL);
	gpio_request(GPIO_FN_VIO_FLD, NULL);
	gpio_request(GPIO_FN_VIO_CKO, NULL);
	gpio_request(GPIO_FN_VIO_D15, NULL);
	gpio_request(GPIO_FN_VIO_D14, NULL);
	gpio_request(GPIO_FN_VIO_D13, NULL);
	gpio_request(GPIO_FN_VIO_D12, NULL);
	gpio_request(GPIO_FN_VIO_D11, NULL);
	gpio_request(GPIO_FN_VIO_D10, NULL);
	gpio_request(GPIO_FN_VIO_D9, NULL);
	gpio_request(GPIO_FN_VIO_D8, NULL);

	gpio_request(GPIO_PTZ7, NULL);
	gpio_direction_output(GPIO_PTZ7, 0); /* OE_CAM */
	gpio_request(GPIO_PTZ6, NULL);
	gpio_direction_output(GPIO_PTZ6, 0); /* STBY_CAM */
	gpio_request(GPIO_PTZ5, NULL);
623
	gpio_direction_output(GPIO_PTZ5, 0); /* RST_CAM */
624 625 626
	gpio_request(GPIO_PTZ4, NULL);
	gpio_direction_output(GPIO_PTZ4, 0); /* SADDR */

627
	__raw_writew(__raw_readw(PORT_MSELCRB) & ~0x0001, PORT_MSELCRB);
628

629
	/* FLCTL */
630 631 632 633 634 635 636 637 638 639 640 641 642 643
	gpio_request(GPIO_FN_FCE, NULL);
	gpio_request(GPIO_FN_NAF7, NULL);
	gpio_request(GPIO_FN_NAF6, NULL);
	gpio_request(GPIO_FN_NAF5, NULL);
	gpio_request(GPIO_FN_NAF4, NULL);
	gpio_request(GPIO_FN_NAF3, NULL);
	gpio_request(GPIO_FN_NAF2, NULL);
	gpio_request(GPIO_FN_NAF1, NULL);
	gpio_request(GPIO_FN_NAF0, NULL);
	gpio_request(GPIO_FN_FCDE, NULL);
	gpio_request(GPIO_FN_FOE, NULL);
	gpio_request(GPIO_FN_FSC, NULL);
	gpio_request(GPIO_FN_FWE, NULL);
	gpio_request(GPIO_FN_FRB, NULL);
644

645 646 647
	__raw_writew(0, PORT_HIZCRC);
	__raw_writew(0xFFFF, PORT_DRVCRA);
	__raw_writew(0xFFFF, PORT_DRVCRB);
648

649
	platform_resource_setup_memory(&ceu_device, "ceu", 4 << 20);
650

651
	/* SDHI0 - CN3 - SD CARD */
652 653 654 655 656 657 658 659 660
	gpio_request(GPIO_FN_SDHI0CD_PTD, NULL);
	gpio_request(GPIO_FN_SDHI0WP_PTD, NULL);
	gpio_request(GPIO_FN_SDHI0D3_PTD, NULL);
	gpio_request(GPIO_FN_SDHI0D2_PTD, NULL);
	gpio_request(GPIO_FN_SDHI0D1_PTD, NULL);
	gpio_request(GPIO_FN_SDHI0D0_PTD, NULL);
	gpio_request(GPIO_FN_SDHI0CMD_PTD, NULL);
	gpio_request(GPIO_FN_SDHI0CLK_PTD, NULL);

661 662 663 664 665 666 667 668 669
	/* SDHI1 - CN7 - MICRO SD CARD */
	gpio_request(GPIO_FN_SDHI1CD, NULL);
	gpio_request(GPIO_FN_SDHI1D3, NULL);
	gpio_request(GPIO_FN_SDHI1D2, NULL);
	gpio_request(GPIO_FN_SDHI1D1, NULL);
	gpio_request(GPIO_FN_SDHI1D0, NULL);
	gpio_request(GPIO_FN_SDHI1CMD, NULL);
	gpio_request(GPIO_FN_SDHI1CLK, NULL);

670 671
	i2c_register_board_info(0, ap325rxa_i2c_devices,
				ARRAY_SIZE(ap325rxa_i2c_devices));
672

673 674 675
	return platform_add_devices(ap325rxa_devices,
				ARRAY_SIZE(ap325rxa_devices));
}
676
arch_initcall(ap325rxa_devices_setup);
677

678 679 680 681 682 683 684 685 686 687 688
/* Return the board specific boot mode pin configuration */
static int ap325rxa_mode_pins(void)
{
	/* MD0=0, MD1=0, MD2=0: Clock Mode 0
	 * MD3=0: 16-bit Area0 Bus Width
	 * MD5=1: Little Endian
	 * TSTMD=1, MD8=1: Test Mode Disabled
	 */
	return MODE_PIN5 | MODE_PIN8;
}

689 690
static struct sh_machine_vector mv_ap325rxa __initmv = {
	.mv_name = "AP-325RXA",
691
	.mv_mode_pins = ap325rxa_mode_pins,
692
};