ixgbe.h 16.8 KB
Newer Older
1 2 3
/*******************************************************************************

  Intel 10 Gigabit PCI Express Linux driver
S
Shannon Nelson 已提交
4
  Copyright(c) 1999 - 2010 Intel Corporation.
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

  This program is free software; you can redistribute it and/or modify it
  under the terms and conditions of the GNU General Public License,
  version 2, as published by the Free Software Foundation.

  This program is distributed in the hope it will be useful, but WITHOUT
  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
  more details.

  You should have received a copy of the GNU General Public License along with
  this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.

  The full GNU General Public License is included in this distribution in
  the file called "COPYING".

  Contact Information:
  e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497

*******************************************************************************/

#ifndef _IXGBE_H_
#define _IXGBE_H_

#include <linux/types.h>
#include <linux/pci.h>
#include <linux/netdevice.h>
34
#include <linux/aer.h>
35 36 37

#include "ixgbe_type.h"
#include "ixgbe_common.h"
38
#include "ixgbe_dcb.h"
39 40 41 42
#if defined(CONFIG_FCOE) || defined(CONFIG_FCOE_MODULE)
#define IXGBE_FCOE
#include "ixgbe_fcoe.h"
#endif /* CONFIG_FCOE or CONFIG_FCOE_MODULE */
43
#ifdef CONFIG_IXGBE_DCA
44 45
#include <linux/dca.h>
#endif
46 47 48 49 50

#define PFX "ixgbe: "
#define DPRINTK(nlevel, klevel, fmt, args...) \
	((void)((NETIF_MSG_##nlevel & adapter->msg_enable) && \
	printk(KERN_##klevel PFX "%s: %s: " fmt, adapter->netdev->name, \
51
		__func__ , ## args)))
52 53

/* TX/RX descriptor defines */
J
Jesse Brandeburg 已提交
54
#define IXGBE_DEFAULT_TXD		    512
55 56 57
#define IXGBE_MAX_TXD			   4096
#define IXGBE_MIN_TXD			     64

J
Jesse Brandeburg 已提交
58
#define IXGBE_DEFAULT_RXD		    512
59 60 61 62 63
#define IXGBE_MAX_RXD			   4096
#define IXGBE_MIN_RXD			     64

/* flow control */
#define IXGBE_DEFAULT_FCRTL		0x10000
64
#define IXGBE_MIN_FCRTL			   0x40
65 66
#define IXGBE_MAX_FCRTL			0x7FF80
#define IXGBE_DEFAULT_FCRTH		0x20000
67
#define IXGBE_MIN_FCRTH			  0x600
68
#define IXGBE_MAX_FCRTH			0x7FFF0
69
#define IXGBE_DEFAULT_FCPAUSE		 0xFFFF
70 71 72 73 74 75 76 77
#define IXGBE_MIN_FCPAUSE		      0
#define IXGBE_MAX_FCPAUSE		 0xFFFF

/* Supported Rx Buffer Sizes */
#define IXGBE_RXBUFFER_64    64     /* Used for packet split */
#define IXGBE_RXBUFFER_128   128    /* Used for packet split */
#define IXGBE_RXBUFFER_256   256    /* Used for packet split */
#define IXGBE_RXBUFFER_2048  2048
78 79
#define IXGBE_RXBUFFER_4096  4096
#define IXGBE_RXBUFFER_8192  8192
80
#define IXGBE_MAX_RXBUFFER   16384  /* largest size for a single descriptor */
81 82 83 84 85 86 87 88 89 90 91 92

#define IXGBE_RX_HDR_SIZE IXGBE_RXBUFFER_256

#define MAXIMUM_ETHERNET_VLAN_SIZE (ETH_FRAME_LEN + ETH_FCS_LEN + VLAN_HLEN)

/* How many Rx Buffers do we bundle into one write to the hardware ? */
#define IXGBE_RX_BUFFER_WRITE	16	/* Must be power of 2 */

#define IXGBE_TX_FLAGS_CSUM		(u32)(1)
#define IXGBE_TX_FLAGS_VLAN		(u32)(1 << 1)
#define IXGBE_TX_FLAGS_TSO		(u32)(1 << 2)
#define IXGBE_TX_FLAGS_IPV4		(u32)(1 << 3)
93 94
#define IXGBE_TX_FLAGS_FCOE		(u32)(1 << 4)
#define IXGBE_TX_FLAGS_FSO		(u32)(1 << 5)
95
#define IXGBE_TX_FLAGS_VLAN_MASK	0xffff0000
96
#define IXGBE_TX_FLAGS_VLAN_PRIO_MASK   0x0000e000
97 98
#define IXGBE_TX_FLAGS_VLAN_SHIFT	16

99 100
#define IXGBE_MAX_RSC_INT_RATE          162760

101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116
#define IXGBE_MAX_VF_MC_ENTRIES         30
#define IXGBE_MAX_VF_FUNCTIONS          64
#define IXGBE_MAX_VFTA_ENTRIES          128
#define MAX_EMULATION_MAC_ADDRS         16
#define VMDQ_P(p)   ((p) + adapter->num_vfs)

struct vf_data_storage {
	unsigned char vf_mac_addresses[ETH_ALEN];
	u16 vf_mc_hashes[IXGBE_MAX_VF_MC_ENTRIES];
	u16 num_vf_mc_hashes;
	u16 default_vf_vlan_id;
	u16 vlans_enabled;
	bool clear_to_send;
	int rar;
};

117 118 119 120 121 122 123 124
/* wrapper around a pointer to a socket buffer,
 * so a DMA handle can be stored along with the buffer */
struct ixgbe_tx_buffer {
	struct sk_buff *skb;
	dma_addr_t dma;
	unsigned long time_stamp;
	u16 length;
	u16 next_to_watch;
125
	u16 mapped_as_page;
126 127 128 129 130 131 132
};

struct ixgbe_rx_buffer {
	struct sk_buff *skb;
	dma_addr_t dma;
	struct page *page;
	dma_addr_t page_dma;
133
	unsigned int page_offset;
134 135 136 137 138 139 140 141 142 143 144 145 146
};

struct ixgbe_queue_stats {
	u64 packets;
	u64 bytes;
};

struct ixgbe_ring {
	void *desc;			/* descriptor ring memory */
	union {
		struct ixgbe_tx_buffer *tx_buffer_info;
		struct ixgbe_rx_buffer *rx_buffer_info;
	};
147 148 149 150 151 152 153 154
	u8 atr_sample_rate;
	u8 atr_count;
	u16 count;			/* amount of descriptors */
	u16 rx_buf_len;
	u16 next_to_use;
	u16 next_to_clean;

	u8 queue_index; /* needed for multiqueue queue management */
155

156 157
#define IXGBE_RING_RX_PS_ENABLED                (u8)(1)
	u8 flags;			/* per ring feature flags */
158 159 160
	u16 head;
	u16 tail;

161 162
	unsigned int total_bytes;
	unsigned int total_packets;
163

164
#ifdef CONFIG_IXGBE_DCA
165 166 167
	/* cpu for tx queue */
	int cpu;
#endif
168 169 170 171 172 173 174 175

	u16 work_limit;			/* max work per interrupt */
	u16 reg_idx;			/* holds the special value that gets
					 * the hardware register offset
					 * associated with this ring, which is
					 * different for DCB and RSS modes
					 */

176
	struct ixgbe_queue_stats stats;
177
	unsigned long reinit_state;
178
	int numa_node;
179
	u64 rsc_count;			/* stat for coalesced packets */
180
	u64 rsc_flush;			/* stats for flushed packets */
J
Jesse Brandeburg 已提交
181 182
	u32 restart_queue;		/* track tx queue restarts */
	u32 non_eop_descs;		/* track hardware descriptor chaining */
183

184 185
	unsigned int size;		/* length in bytes */
	dma_addr_t dma;			/* phys. address of descriptor ring */
J
Jesse Brandeburg 已提交
186
} ____cacheline_internodealigned_in_smp;
187

188 189 190
enum ixgbe_ring_f_enum {
	RING_F_NONE = 0,
	RING_F_DCB,
191
	RING_F_VMDQ,  /* SR-IOV uses the same ring feature */
192
	RING_F_RSS,
193
	RING_F_FDIR,
194 195 196
#ifdef IXGBE_FCOE
	RING_F_FCOE,
#endif /* IXGBE_FCOE */
197 198 199 200

	RING_F_ARRAY_SIZE      /* must be last in enum set */
};

201
#define IXGBE_MAX_DCB_INDICES   8
202
#define IXGBE_MAX_RSS_INDICES  16
203
#define IXGBE_MAX_VMDQ_INDICES 64
204
#define IXGBE_MAX_FDIR_INDICES 64
205 206
#ifdef IXGBE_FCOE
#define IXGBE_MAX_FCOE_INDICES  8
207 208 209 210 211
#define MAX_RX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)
#define MAX_TX_QUEUES (IXGBE_MAX_FDIR_INDICES + IXGBE_MAX_FCOE_INDICES)
#else
#define MAX_RX_QUEUES IXGBE_MAX_FDIR_INDICES
#define MAX_TX_QUEUES IXGBE_MAX_FDIR_INDICES
212
#endif /* IXGBE_FCOE */
213 214 215
struct ixgbe_ring_feature {
	int indices;
	int mask;
J
Jesse Brandeburg 已提交
216
} ____cacheline_internodealigned_in_smp;
217 218


219 220 221 222
#define MAX_RX_PACKET_BUFFERS ((adapter->flags & IXGBE_FLAG_DCB_ENABLED) \
                              ? 8 : 1)
#define MAX_TX_PACKET_BUFFERS MAX_RX_PACKET_BUFFERS

223 224 225 226 227
/* MAX_MSIX_Q_VECTORS of these are allocated,
 * but we only use one per queue-specific vector.
 */
struct ixgbe_q_vector {
	struct ixgbe_adapter *adapter;
228 229 230
	unsigned int v_idx; /* index of q_vector within array, also used for
	                     * finding the bit in EICR and friends that
	                     * represents the vector for this ring */
231 232 233 234 235
	struct napi_struct napi;
	DECLARE_BITMAP(rxr_idx, MAX_RX_QUEUES); /* Rx ring indices */
	DECLARE_BITMAP(txr_idx, MAX_TX_QUEUES); /* Tx ring indices */
	u8 rxr_count;     /* Rx ring count assigned to this vector */
	u8 txr_count;     /* Tx ring count assigned to this vector */
236 237
	u8 tx_itr;
	u8 rx_itr;
238 239 240
	u32 eitr;
};

241
/* Helper macros to switch between ints/sec and what the register uses.
242 243
 * And yes, it's the same math going both ways.  The lowest value
 * supported by all of the ixgbe hardware is 8.
244 245
 */
#define EITR_INTS_PER_SEC_TO_REG(_eitr) \
246
	((_eitr) ? (1000000000 / ((_eitr) * 256)) : 8)
247 248 249 250 251 252 253 254 255 256 257 258 259 260
#define EITR_REG_TO_INTS_PER_SEC EITR_INTS_PER_SEC_TO_REG

#define IXGBE_DESC_UNUSED(R) \
	((((R)->next_to_clean > (R)->next_to_use) ? 0 : (R)->count) + \
	(R)->next_to_clean - (R)->next_to_use - 1)

#define IXGBE_RX_DESC_ADV(R, i)	    \
	(&(((union ixgbe_adv_rx_desc *)((R).desc))[i]))
#define IXGBE_TX_DESC_ADV(R, i)	    \
	(&(((union ixgbe_adv_tx_desc *)((R).desc))[i]))
#define IXGBE_TX_CTXTDESC_ADV(R, i)	    \
	(&(((struct ixgbe_adv_tx_context_desc *)((R).desc))[i]))

#define IXGBE_MAX_JUMBO_FRAME_SIZE        16128
261 262 263 264
#ifdef IXGBE_FCOE
/* Use 3K as the baby jumbo frame size for FCoE */
#define IXGBE_FCOE_JUMBO_FRAME_SIZE       3072
#endif /* IXGBE_FCOE */
265

266 267 268
#define OTHER_VECTOR 1
#define NON_Q_VECTORS (OTHER_VECTOR)

269 270
#define MAX_MSIX_VECTORS_82599 64
#define MAX_MSIX_Q_VECTORS_82599 64
271 272 273
#define MAX_MSIX_VECTORS_82598 18
#define MAX_MSIX_Q_VECTORS_82598 16

274 275
#define MAX_MSIX_Q_VECTORS MAX_MSIX_Q_VECTORS_82599
#define MAX_MSIX_COUNT MAX_MSIX_VECTORS_82599
276

277 278 279
#define MIN_MSIX_Q_VECTORS 2
#define MIN_MSIX_COUNT (MIN_MSIX_Q_VECTORS + NON_Q_VECTORS)

280 281 282 283 284 285
/* board specific private data structure */
struct ixgbe_adapter {
	struct timer_list watchdog_timer;
	struct vlan_group *vlgrp;
	u16 bd_number;
	struct work_struct reset_task;
286
	struct ixgbe_q_vector *q_vector[MAX_MSIX_Q_VECTORS];
287
	char name[MAX_MSIX_COUNT][IFNAMSIZ + 9];
288 289 290
	struct ixgbe_dcb_config dcb_cfg;
	struct ixgbe_dcb_config temp_dcb_cfg;
	u8 dcb_set_bitmap;
291
	enum ixgbe_fc_mode last_lfc_mode;
292

293
	/* Interrupt Throttle Rate */
294 295
	u32 rx_itr_setting;
	u32 tx_itr_setting;
296 297 298
	u16 eitr_low;
	u16 eitr_high;

299
	/* TX */
300
	struct ixgbe_ring *tx_ring[MAX_TX_QUEUES] ____cacheline_aligned_in_smp;
301
	int num_tx_queues;
302 303 304
	u32 tx_timeout_count;
	bool detect_tx_hung;

J
Jesse Brandeburg 已提交
305 306 307
	u64 restart_queue;
	u64 lsc_int;

308
	/* RX */
309
	struct ixgbe_ring *rx_ring[MAX_RX_QUEUES] ____cacheline_aligned_in_smp;
310
	int num_rx_queues;
311 312
	int num_rx_pools;		/* == num_rx_queues in 82598 */
	int num_rx_queues_per_pool;	/* 1 if 82598, can be many if 82599 */
313
	u64 hw_csum_rx_error;
314
	u64 hw_rx_no_dma_resources;
315
	u64 non_eop_descs;
316
	int num_msix_vectors;
317
	int max_msix_q_vectors;         /* true count of q_vectors for device */
318
	struct ixgbe_ring_feature ring_feature[RING_F_ARRAY_SIZE];
319 320 321 322 323
	struct msix_entry *msix_entries;

	u32 alloc_rx_page_failed;
	u32 alloc_rx_buff_failed;

324 325 326
	/* Some features need tri-state capability,
	 * thus the additional *_CAPABLE flags.
	 */
327
	u32 flags;
328 329 330 331 332 333 334 335 336 337 338 339 340
#define IXGBE_FLAG_RX_CSUM_ENABLED              (u32)(1)
#define IXGBE_FLAG_MSI_CAPABLE                  (u32)(1 << 1)
#define IXGBE_FLAG_MSI_ENABLED                  (u32)(1 << 2)
#define IXGBE_FLAG_MSIX_CAPABLE                 (u32)(1 << 3)
#define IXGBE_FLAG_MSIX_ENABLED                 (u32)(1 << 4)
#define IXGBE_FLAG_RX_1BUF_CAPABLE              (u32)(1 << 6)
#define IXGBE_FLAG_RX_PS_CAPABLE                (u32)(1 << 7)
#define IXGBE_FLAG_RX_PS_ENABLED                (u32)(1 << 8)
#define IXGBE_FLAG_IN_NETPOLL                   (u32)(1 << 9)
#define IXGBE_FLAG_DCA_ENABLED                  (u32)(1 << 10)
#define IXGBE_FLAG_DCA_CAPABLE                  (u32)(1 << 11)
#define IXGBE_FLAG_IMIR_ENABLED                 (u32)(1 << 12)
#define IXGBE_FLAG_MQ_CAPABLE                   (u32)(1 << 13)
341
#define IXGBE_FLAG_DCB_ENABLED                  (u32)(1 << 14)
342 343 344 345
#define IXGBE_FLAG_RSS_ENABLED                  (u32)(1 << 16)
#define IXGBE_FLAG_RSS_CAPABLE                  (u32)(1 << 17)
#define IXGBE_FLAG_VMDQ_CAPABLE                 (u32)(1 << 18)
#define IXGBE_FLAG_VMDQ_ENABLED                 (u32)(1 << 19)
346
#define IXGBE_FLAG_FAN_FAIL_CAPABLE             (u32)(1 << 20)
347
#define IXGBE_FLAG_NEED_LINK_UPDATE             (u32)(1 << 22)
348 349 350 351 352 353 354 355
#define IXGBE_FLAG_IN_SFP_LINK_TASK             (u32)(1 << 23)
#define IXGBE_FLAG_IN_SFP_MOD_TASK              (u32)(1 << 24)
#define IXGBE_FLAG_FDIR_HASH_CAPABLE            (u32)(1 << 25)
#define IXGBE_FLAG_FDIR_PERFECT_CAPABLE         (u32)(1 << 26)
#define IXGBE_FLAG_FCOE_CAPABLE                 (u32)(1 << 27)
#define IXGBE_FLAG_FCOE_ENABLED                 (u32)(1 << 28)
#define IXGBE_FLAG_SRIOV_CAPABLE                (u32)(1 << 29)
#define IXGBE_FLAG_SRIOV_ENABLED                (u32)(1 << 30)
356

357 358 359
	u32 flags2;
#define IXGBE_FLAG2_RSC_CAPABLE                 (u32)(1)
#define IXGBE_FLAG2_RSC_ENABLED                 (u32)(1 << 1)
360 361
/* default to trying for four seconds */
#define IXGBE_TRY_LINK_TIMEOUT (4 * HZ)
362 363 364 365 366

	/* OS defined structs */
	struct net_device *netdev;
	struct pci_dev *pdev;

367 368 369 370
	u32 test_icr;
	struct ixgbe_ring test_tx_ring;
	struct ixgbe_ring test_rx_ring;

371 372 373 374
	/* structs defined in ixgbe_hw.h */
	struct ixgbe_hw hw;
	u16 msg_enable;
	struct ixgbe_hw_stats stats;
375 376

	/* Interrupt Throttle Rate */
377 378
	u32 rx_eitr_param;
	u32 tx_eitr_param;
379 380 381

	unsigned long state;
	u64 tx_busy;
382 383
	unsigned int tx_ring_count;
	unsigned int rx_ring_count;
384 385 386 387 388 389

	u32 link_speed;
	bool link_up;
	unsigned long link_check_timeout;

	struct work_struct watchdog_task;
D
Donald Skidmore 已提交
390 391
	struct work_struct sfp_task;
	struct timer_list sfp_timer;
392 393
	struct work_struct multispeed_fiber_task;
	struct work_struct sfp_config_module_task;
394 395 396 397
	u32 fdir_pballoc;
	u32 atr_sample_rate;
	spinlock_t fdir_perfect_lock;
	struct work_struct fdir_reinit_task;
398 399 400
#ifdef IXGBE_FCOE
	struct ixgbe_fcoe fcoe;
#endif /* IXGBE_FCOE */
401 402
	u64 rsc_total_count;
	u64 rsc_total_flush;
403
	u32 wol;
404
	u16 eeprom_version;
405

406 407
	int node;

408 409 410 411
	/* SR-IOV */
	DECLARE_BITMAP(active_vfs, IXGBE_MAX_VF_FUNCTIONS);
	unsigned int num_vfs;
	struct vf_data_storage *vfinfo;
412 413 414 415 416
};

enum ixbge_state_t {
	__IXGBE_TESTING,
	__IXGBE_RESETTING,
D
Donald Skidmore 已提交
417
	__IXGBE_DOWN,
418
	__IXGBE_FDIR_INIT_DONE,
D
Donald Skidmore 已提交
419
	__IXGBE_SFP_MODULE_NOT_FOUND
420 421 422
};

enum ixgbe_boards {
423
	board_82598,
424
	board_82599,
425 426
};

427
extern struct ixgbe_info ixgbe_82598_info;
428
extern struct ixgbe_info ixgbe_82599_info;
J
Jeff Kirsher 已提交
429
#ifdef CONFIG_IXGBE_DCB
430
extern const struct dcbnl_rtnl_ops dcbnl_ops;
431 432 433 434
extern int ixgbe_copy_dcb_cfg(struct ixgbe_dcb_config *src_dcb_cfg,
                              struct ixgbe_dcb_config *dst_dcb_cfg,
                              int tc_max);
#endif
435 436

extern char ixgbe_driver_name[];
S
Stephen Hemminger 已提交
437
extern const char ixgbe_driver_version[];
438 439 440

extern int ixgbe_up(struct ixgbe_adapter *adapter);
extern void ixgbe_down(struct ixgbe_adapter *adapter);
441
extern void ixgbe_reinit_locked(struct ixgbe_adapter *adapter);
442 443
extern void ixgbe_reset(struct ixgbe_adapter *adapter);
extern void ixgbe_set_ethtool_ops(struct net_device *netdev);
444 445 446 447 448
extern int ixgbe_setup_rx_resources(struct ixgbe_adapter *, struct ixgbe_ring *);
extern int ixgbe_setup_tx_resources(struct ixgbe_adapter *, struct ixgbe_ring *);
extern void ixgbe_free_rx_resources(struct ixgbe_adapter *, struct ixgbe_ring *);
extern void ixgbe_free_tx_resources(struct ixgbe_adapter *, struct ixgbe_ring *);
extern void ixgbe_update_stats(struct ixgbe_adapter *adapter);
449
extern int ixgbe_init_interrupt_scheme(struct ixgbe_adapter *adapter);
450
extern void ixgbe_clear_interrupt_scheme(struct ixgbe_adapter *adapter);
451 452
extern void ixgbe_write_eitr(struct ixgbe_q_vector *);
extern int ethtool_ioctl(struct ifreq *ifr);
453 454 455 456 457 458
extern s32 ixgbe_reinit_fdir_tables_82599(struct ixgbe_hw *hw);
extern s32 ixgbe_init_fdir_signature_82599(struct ixgbe_hw *hw, u32 pballoc);
extern s32 ixgbe_init_fdir_perfect_82599(struct ixgbe_hw *hw, u32 pballoc);
extern s32 ixgbe_fdir_add_signature_filter_82599(struct ixgbe_hw *hw,
                                                 struct ixgbe_atr_input *input,
                                                 u8 queue);
459 460 461 462
extern s32 ixgbe_fdir_add_perfect_filter_82599(struct ixgbe_hw *hw,
                                      struct ixgbe_atr_input *input,
                                      struct ixgbe_atr_input_masks *input_masks,
                                      u16 soft_id, u8 queue);
463 464 465 466 467 468 469 470 471 472 473 474 475 476
extern s32 ixgbe_atr_set_vlan_id_82599(struct ixgbe_atr_input *input,
                                       u16 vlan_id);
extern s32 ixgbe_atr_set_src_ipv4_82599(struct ixgbe_atr_input *input,
                                        u32 src_addr);
extern s32 ixgbe_atr_set_dst_ipv4_82599(struct ixgbe_atr_input *input,
                                        u32 dst_addr);
extern s32 ixgbe_atr_set_src_port_82599(struct ixgbe_atr_input *input,
                                        u16 src_port);
extern s32 ixgbe_atr_set_dst_port_82599(struct ixgbe_atr_input *input,
                                        u16 dst_port);
extern s32 ixgbe_atr_set_flex_byte_82599(struct ixgbe_atr_input *input,
                                         u16 flex_byte);
extern s32 ixgbe_atr_set_l4type_82599(struct ixgbe_atr_input *input,
                                      u8 l4type);
477
extern void ixgbe_set_rx_mode(struct net_device *netdev);
478 479 480 481 482
#ifdef IXGBE_FCOE
extern void ixgbe_configure_fcoe(struct ixgbe_adapter *adapter);
extern int ixgbe_fso(struct ixgbe_adapter *adapter,
                     struct ixgbe_ring *tx_ring, struct sk_buff *skb,
                     u32 tx_flags, u8 *hdr_len);
483 484 485 486 487 488 489
extern void ixgbe_cleanup_fcoe(struct ixgbe_adapter *adapter);
extern int ixgbe_fcoe_ddp(struct ixgbe_adapter *adapter,
                          union ixgbe_adv_rx_desc *rx_desc,
                          struct sk_buff *skb);
extern int ixgbe_fcoe_ddp_get(struct net_device *netdev, u16 xid,
                              struct scatterlist *sgl, unsigned int sgc);
extern int ixgbe_fcoe_ddp_put(struct net_device *netdev, u16 xid);
490 491
extern int ixgbe_fcoe_enable(struct net_device *netdev);
extern int ixgbe_fcoe_disable(struct net_device *netdev);
492 493 494 495
#ifdef CONFIG_IXGBE_DCB
extern u8 ixgbe_fcoe_getapp(struct ixgbe_adapter *adapter);
extern u8 ixgbe_fcoe_setapp(struct ixgbe_adapter *adapter, u8 up);
#endif /* CONFIG_IXGBE_DCB */
496
extern int ixgbe_fcoe_get_wwn(struct net_device *netdev, u64 *wwn, int type);
497
#endif /* IXGBE_FCOE */
498 499

#endif /* _IXGBE_H_ */