sun8i_vi_layer.c 12.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14
/*
 * Copyright (C) Jernej Skrabec <jernej.skrabec@siol.net>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

#include <drm/drm_atomic.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_crtc.h>
#include <drm/drm_fb_cma_helper.h>
#include <drm/drm_gem_cma_helper.h>
15
#include <drm/drm_gem_framebuffer_helper.h>
16
#include <drm/drm_plane_helper.h>
17
#include <drm/drm_probe_helper.h>
18 19 20 21
#include <drm/drmP.h>

#include "sun8i_vi_layer.h"
#include "sun8i_mixer.h"
22
#include "sun8i_vi_scaler.h"
23 24

static void sun8i_vi_layer_enable(struct sun8i_mixer *mixer, int channel,
25 26
				  int overlay, bool enable, unsigned int zpos,
				  unsigned int old_zpos)
27
{
28 29 30 31
	u32 val, bld_base, ch_base;

	bld_base = sun8i_blender_base(mixer);
	ch_base = sun8i_channel_base(mixer, channel);
32 33 34 35 36 37 38 39 40 41

	DRM_DEBUG_DRIVER("%sabling VI channel %d overlay %d\n",
			 enable ? "En" : "Dis", channel, overlay);

	if (enable)
		val = SUN8I_MIXER_CHAN_VI_LAYER_ATTR_EN;
	else
		val = 0;

	regmap_update_bits(mixer->engine.regs,
42
			   SUN8I_MIXER_CHAN_VI_LAYER_ATTR(ch_base, overlay),
43 44
			   SUN8I_MIXER_CHAN_VI_LAYER_ATTR_EN, val);

45 46
	if (!enable || zpos != old_zpos) {
		regmap_update_bits(mixer->engine.regs,
47
				   SUN8I_MIXER_BLEND_PIPE_CTL(bld_base),
48 49 50 51
				   SUN8I_MIXER_BLEND_PIPE_CTL_EN(old_zpos),
				   0);

		regmap_update_bits(mixer->engine.regs,
52
				   SUN8I_MIXER_BLEND_ROUTE(bld_base),
53 54 55 56
				   SUN8I_MIXER_BLEND_ROUTE_PIPE_MSK(old_zpos),
				   0);
	}

57 58
	if (enable) {
		val = SUN8I_MIXER_BLEND_PIPE_CTL_EN(zpos);
59

60
		regmap_update_bits(mixer->engine.regs,
61 62
				   SUN8I_MIXER_BLEND_PIPE_CTL(bld_base),
				   val, val);
63 64 65 66

		val = channel << SUN8I_MIXER_BLEND_ROUTE_PIPE_SHIFT(zpos);

		regmap_update_bits(mixer->engine.regs,
67
				   SUN8I_MIXER_BLEND_ROUTE(bld_base),
68 69 70
				   SUN8I_MIXER_BLEND_ROUTE_PIPE_MSK(zpos),
				   val);
	}
71 72 73
}

static int sun8i_vi_layer_update_coord(struct sun8i_mixer *mixer, int channel,
74 75
				       int overlay, struct drm_plane *plane,
				       unsigned int zpos)
76 77
{
	struct drm_plane_state *state = plane->state;
78
	const struct drm_format_info *format = state->fb->format;
79
	u32 src_w, src_h, dst_w, dst_h;
80
	u32 bld_base, ch_base;
81 82
	u32 outsize, insize;
	u32 hphase, vphase;
83
	bool subsampled;
84 85 86

	DRM_DEBUG_DRIVER("Updating VI channel %d overlay %d\n",
			 channel, overlay);
87

88 89 90
	bld_base = sun8i_blender_base(mixer);
	ch_base = sun8i_channel_base(mixer, channel);

91 92 93 94 95 96 97 98
	src_w = drm_rect_width(&state->src) >> 16;
	src_h = drm_rect_height(&state->src) >> 16;
	dst_w = drm_rect_width(&state->dst);
	dst_h = drm_rect_height(&state->dst);

	hphase = state->src.x1 & 0xffff;
	vphase = state->src.y1 & 0xffff;

99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117
	/* make coordinates dividable by subsampling factor */
	if (format->hsub > 1) {
		int mask, remainder;

		mask = format->hsub - 1;
		remainder = (state->src.x1 >> 16) & mask;
		src_w = (src_w + remainder) & ~mask;
		hphase += remainder << 16;
	}

	if (format->vsub > 1) {
		int mask, remainder;

		mask = format->vsub - 1;
		remainder = (state->src.y1 >> 16) & mask;
		src_h = (src_h + remainder) & ~mask;
		vphase += remainder << 16;
	}

118 119
	insize = SUN8I_MIXER_SIZE(src_w, src_h);
	outsize = SUN8I_MIXER_SIZE(dst_w, dst_h);
120 121

	/* Set height and width */
122
	DRM_DEBUG_DRIVER("Layer source offset X: %d Y: %d\n",
123 124
			 (state->src.x1 >> 16) & ~(format->hsub - 1),
			 (state->src.y1 >> 16) & ~(format->vsub - 1));
125
	DRM_DEBUG_DRIVER("Layer source size W: %d H: %d\n", src_w, src_h);
126
	regmap_write(mixer->engine.regs,
127
		     SUN8I_MIXER_CHAN_VI_LAYER_SIZE(ch_base, overlay),
128
		     insize);
129
	regmap_write(mixer->engine.regs,
130
		     SUN8I_MIXER_CHAN_VI_OVL_SIZE(ch_base),
131 132
		     insize);

133 134 135 136 137 138 139
	/*
	 * Scaler must be enabled for subsampled formats, so it scales
	 * chroma to same size as luma.
	 */
	subsampled = format->hsub > 1 || format->vsub > 1;

	if (insize != outsize || subsampled || hphase || vphase) {
140 141 142 143 144 145 146 147
		u32 hscale, vscale;

		DRM_DEBUG_DRIVER("HW scaling is enabled\n");

		hscale = state->src_w / state->crtc_w;
		vscale = state->src_h / state->crtc_h;

		sun8i_vi_scaler_setup(mixer, channel, src_w, src_h, dst_w,
148 149
				      dst_h, hscale, vscale, hphase, vphase,
				      format);
150 151 152 153 154
		sun8i_vi_scaler_enable(mixer, channel, true);
	} else {
		DRM_DEBUG_DRIVER("HW scaling is not needed\n");
		sun8i_vi_scaler_enable(mixer, channel, false);
	}
155 156

	/* Set base coordinates */
157
	DRM_DEBUG_DRIVER("Layer destination coordinates X: %d Y: %d\n",
158
			 state->dst.x1, state->dst.y1);
159
	DRM_DEBUG_DRIVER("Layer destination size W: %d H: %d\n", dst_w, dst_h);
160
	regmap_write(mixer->engine.regs,
161
		     SUN8I_MIXER_BLEND_ATTR_COORD(bld_base, zpos),
162 163
		     SUN8I_MIXER_COORD(state->dst.x1, state->dst.y1));
	regmap_write(mixer->engine.regs,
164
		     SUN8I_MIXER_BLEND_ATTR_INSIZE(bld_base, zpos),
165
		     outsize);
166 167 168 169 170 171 172 173 174

	return 0;
}

static int sun8i_vi_layer_update_formats(struct sun8i_mixer *mixer, int channel,
					 int overlay, struct drm_plane *plane)
{
	struct drm_plane_state *state = plane->state;
	const struct de2_fmt_info *fmt_info;
175 176 177
	u32 val, ch_base;

	ch_base = sun8i_channel_base(mixer, channel);
178 179

	fmt_info = sun8i_mixer_format_info(state->fb->format->format);
180
	if (!fmt_info) {
181 182 183 184 185 186
		DRM_DEBUG_DRIVER("Invalid format\n");
		return -EINVAL;
	}

	val = fmt_info->de2_fmt << SUN8I_MIXER_CHAN_VI_LAYER_ATTR_FBFMT_OFFSET;
	regmap_update_bits(mixer->engine.regs,
187
			   SUN8I_MIXER_CHAN_VI_LAYER_ATTR(ch_base, overlay),
188 189 190 191 192 193 194 195 196 197 198 199 200 201 202
			   SUN8I_MIXER_CHAN_VI_LAYER_ATTR_FBFMT_MASK, val);

	if (fmt_info->csc != SUN8I_CSC_MODE_OFF) {
		sun8i_csc_set_ccsc_coefficients(mixer, channel, fmt_info->csc);
		sun8i_csc_enable_ccsc(mixer, channel, true);
	} else {
		sun8i_csc_enable_ccsc(mixer, channel, false);
	}

	if (fmt_info->rgb)
		val = SUN8I_MIXER_CHAN_VI_LAYER_ATTR_RGB_MODE;
	else
		val = 0;

	regmap_update_bits(mixer->engine.regs,
203
			   SUN8I_MIXER_CHAN_VI_LAYER_ATTR(ch_base, overlay),
204
			   SUN8I_MIXER_CHAN_VI_LAYER_ATTR_RGB_MODE, val);
205

206 207 208 209 210 211 212 213
	/* It seems that YUV formats use global alpha setting. */
	if (mixer->cfg->is_de3)
		regmap_update_bits(mixer->engine.regs,
				   SUN8I_MIXER_CHAN_VI_LAYER_ATTR(ch_base,
								  overlay),
				   SUN50I_MIXER_CHAN_VI_LAYER_ATTR_ALPHA_MASK,
				   SUN50I_MIXER_CHAN_VI_LAYER_ATTR_ALPHA(0xff));

214 215 216 217 218 219 220 221
	return 0;
}

static int sun8i_vi_layer_update_buffer(struct sun8i_mixer *mixer, int channel,
					int overlay, struct drm_plane *plane)
{
	struct drm_plane_state *state = plane->state;
	struct drm_framebuffer *fb = state->fb;
222
	const struct drm_format_info *format = fb->format;
223
	struct drm_gem_cma_object *gem;
224
	u32 dx, dy, src_x, src_y;
225
	dma_addr_t paddr;
226
	u32 ch_base;
227
	int i;
228

229 230
	ch_base = sun8i_channel_base(mixer, channel);

231 232 233
	/* Adjust x and y to be dividable by subsampling factor */
	src_x = (state->src.x1 >> 16) & ~(format->hsub - 1);
	src_y = (state->src.y1 >> 16) & ~(format->vsub - 1);
234

235 236 237
	for (i = 0; i < format->num_planes; i++) {
		/* Get the physical address of the buffer in memory */
		gem = drm_fb_cma_get_gem_obj(fb, i);
238

239
		DRM_DEBUG_DRIVER("Using GEM @ %pad\n", &gem->paddr);
240

241 242
		/* Compute the start of the displayed memory */
		paddr = gem->paddr + fb->offsets[i];
243

244 245
		dx = src_x;
		dy = src_y;
246

247 248 249 250
		if (i > 0) {
			dx /= format->hsub;
			dy /= format->vsub;
		}
251

252 253 254 255 256 257 258 259
		/* Fixup framebuffer address for src coordinates */
		paddr += dx * format->cpp[i];
		paddr += dy * fb->pitches[i];

		/* Set the line width */
		DRM_DEBUG_DRIVER("Layer %d. line width: %d bytes\n",
				 i + 1, fb->pitches[i]);
		regmap_write(mixer->engine.regs,
260
			     SUN8I_MIXER_CHAN_VI_LAYER_PITCH(ch_base,
261
							     overlay, i),
262
			     fb->pitches[i]);
263 264 265 266 267

		DRM_DEBUG_DRIVER("Setting %d. buffer address to %pad\n",
				 i + 1, &paddr);

		regmap_write(mixer->engine.regs,
268
			     SUN8I_MIXER_CHAN_VI_LAYER_TOP_LADDR(ch_base,
269
								 overlay, i),
270
			     lower_32_bits(paddr));
271
	}
272 273 274 275 276 277 278

	return 0;
}

static int sun8i_vi_layer_atomic_check(struct drm_plane *plane,
				       struct drm_plane_state *state)
{
279
	struct sun8i_vi_layer *layer = plane_to_sun8i_vi_layer(plane);
280 281
	struct drm_crtc *crtc = state->crtc;
	struct drm_crtc_state *crtc_state;
282
	int min_scale, max_scale;
283 284 285 286 287 288 289 290

	if (!crtc)
		return 0;

	crtc_state = drm_atomic_get_existing_crtc_state(state->state, crtc);
	if (WARN_ON(!crtc_state))
		return -EINVAL;

291 292 293
	min_scale = DRM_PLANE_HELPER_NO_SCALING;
	max_scale = DRM_PLANE_HELPER_NO_SCALING;

294 295 296 297 298
	if (layer->mixer->cfg->scaler_mask & BIT(layer->channel)) {
		min_scale = SUN8I_VI_SCALER_SCALE_MIN;
		max_scale = SUN8I_VI_SCALER_SCALE_MAX;
	}

299
	return drm_atomic_helper_check_plane_state(state, crtc_state,
300
						   min_scale, max_scale,
301 302 303 304 305 306 307
						   true, true);
}

static void sun8i_vi_layer_atomic_disable(struct drm_plane *plane,
					  struct drm_plane_state *old_state)
{
	struct sun8i_vi_layer *layer = plane_to_sun8i_vi_layer(plane);
308
	unsigned int old_zpos = old_state->normalized_zpos;
309 310
	struct sun8i_mixer *mixer = layer->mixer;

311 312
	sun8i_vi_layer_enable(mixer, layer->channel, layer->overlay, false, 0,
			      old_zpos);
313 314 315 316 317 318
}

static void sun8i_vi_layer_atomic_update(struct drm_plane *plane,
					 struct drm_plane_state *old_state)
{
	struct sun8i_vi_layer *layer = plane_to_sun8i_vi_layer(plane);
319
	unsigned int zpos = plane->state->normalized_zpos;
320
	unsigned int old_zpos = old_state->normalized_zpos;
321 322 323 324
	struct sun8i_mixer *mixer = layer->mixer;

	if (!plane->state->visible) {
		sun8i_vi_layer_enable(mixer, layer->channel,
325
				      layer->overlay, false, 0, old_zpos);
326 327 328 329
		return;
	}

	sun8i_vi_layer_update_coord(mixer, layer->channel,
330
				    layer->overlay, plane, zpos);
331 332 333 334
	sun8i_vi_layer_update_formats(mixer, layer->channel,
				      layer->overlay, plane);
	sun8i_vi_layer_update_buffer(mixer, layer->channel,
				     layer->overlay, plane);
335
	sun8i_vi_layer_enable(mixer, layer->channel, layer->overlay,
336
			      true, zpos, old_zpos);
337 338 339
}

static struct drm_plane_helper_funcs sun8i_vi_layer_helper_funcs = {
340
	.prepare_fb	= drm_gem_fb_prepare_fb,
341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376
	.atomic_check	= sun8i_vi_layer_atomic_check,
	.atomic_disable	= sun8i_vi_layer_atomic_disable,
	.atomic_update	= sun8i_vi_layer_atomic_update,
};

static const struct drm_plane_funcs sun8i_vi_layer_funcs = {
	.atomic_destroy_state	= drm_atomic_helper_plane_destroy_state,
	.atomic_duplicate_state	= drm_atomic_helper_plane_duplicate_state,
	.destroy		= drm_plane_cleanup,
	.disable_plane		= drm_atomic_helper_disable_plane,
	.reset			= drm_atomic_helper_plane_reset,
	.update_plane		= drm_atomic_helper_update_plane,
};

/*
 * While all RGB formats are supported, VI planes don't support
 * alpha blending, so there is no point having formats with alpha
 * channel if their opaque analog exist.
 */
static const u32 sun8i_vi_layer_formats[] = {
	DRM_FORMAT_ABGR1555,
	DRM_FORMAT_ABGR4444,
	DRM_FORMAT_ARGB1555,
	DRM_FORMAT_ARGB4444,
	DRM_FORMAT_BGR565,
	DRM_FORMAT_BGR888,
	DRM_FORMAT_BGRA5551,
	DRM_FORMAT_BGRA4444,
	DRM_FORMAT_BGRX8888,
	DRM_FORMAT_RGB565,
	DRM_FORMAT_RGB888,
	DRM_FORMAT_RGBA4444,
	DRM_FORMAT_RGBA5551,
	DRM_FORMAT_RGBX8888,
	DRM_FORMAT_XBGR8888,
	DRM_FORMAT_XRGB8888,
377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393

	DRM_FORMAT_NV16,
	DRM_FORMAT_NV12,
	DRM_FORMAT_NV21,
	DRM_FORMAT_NV61,
	DRM_FORMAT_UYVY,
	DRM_FORMAT_VYUY,
	DRM_FORMAT_YUYV,
	DRM_FORMAT_YVYU,
	DRM_FORMAT_YUV411,
	DRM_FORMAT_YUV420,
	DRM_FORMAT_YUV422,
	DRM_FORMAT_YUV444,
	DRM_FORMAT_YVU411,
	DRM_FORMAT_YVU420,
	DRM_FORMAT_YVU422,
	DRM_FORMAT_YVU444,
394 395 396 397 398 399 400
};

struct sun8i_vi_layer *sun8i_vi_layer_init_one(struct drm_device *drm,
					       struct sun8i_mixer *mixer,
					       int index)
{
	struct sun8i_vi_layer *layer;
401
	unsigned int plane_cnt;
402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418
	int ret;

	layer = devm_kzalloc(drm->dev, sizeof(*layer), GFP_KERNEL);
	if (!layer)
		return ERR_PTR(-ENOMEM);

	/* possible crtcs are set later */
	ret = drm_universal_plane_init(drm, &layer->plane, 0,
				       &sun8i_vi_layer_funcs,
				       sun8i_vi_layer_formats,
				       ARRAY_SIZE(sun8i_vi_layer_formats),
				       NULL, DRM_PLANE_TYPE_OVERLAY, NULL);
	if (ret) {
		dev_err(drm->dev, "Couldn't initialize layer\n");
		return ERR_PTR(ret);
	}

419 420 421 422
	plane_cnt = mixer->cfg->ui_num + mixer->cfg->vi_num;

	ret = drm_plane_create_zpos_property(&layer->plane, index,
					     0, plane_cnt - 1);
423 424 425 426 427 428 429 430 431 432 433 434
	if (ret) {
		dev_err(drm->dev, "Couldn't add zpos property\n");
		return ERR_PTR(ret);
	}

	drm_plane_helper_add(&layer->plane, &sun8i_vi_layer_helper_funcs);
	layer->mixer = mixer;
	layer->channel = index;
	layer->overlay = 0;

	return layer;
}