clock34xx.h 86.1 KB
Newer Older
P
Paul Walmsley 已提交
1 2 3 4 5 6 7
/*
 * OMAP3 clock framework
 *
 * Copyright (C) 2007-2008 Texas Instruments, Inc.
 * Copyright (C) 2007-2008 Nokia Corporation
 *
 * Written by Paul Walmsley
8 9 10 11 12 13 14 15 16
 * With many device clock fixes by Kevin Hilman and Jouni Högander
 * DPLL bypass clock support added by Roman Tereshonkov
 *
 */

/*
 * Virtual clocks are introduced as convenient tools.
 * They are sources for other clocks and not supposed
 * to be requested from drivers directly.
P
Paul Walmsley 已提交
17 18 19 20 21
 */

#ifndef __ARCH_ARM_MACH_OMAP2_CLOCK34XX_H
#define __ARCH_ARM_MACH_OMAP2_CLOCK34XX_H

22
#include <mach/control.h>
P
Paul Walmsley 已提交
23 24 25 26 27 28 29 30 31

#include "clock.h"
#include "cm.h"
#include "cm-regbits-34xx.h"
#include "prm.h"
#include "prm-regbits-34xx.h"

static void omap3_dpll_recalc(struct clk *clk);
static void omap3_clkoutx2_recalc(struct clk *clk);
32 33 34
static void omap3_dpll_allow_idle(struct clk *clk);
static void omap3_dpll_deny_idle(struct clk *clk);
static u32 omap3_dpll_autoidle_read(struct clk *clk);
35 36
static int omap3_noncore_dpll_set_rate(struct clk *clk, unsigned long rate);
static int omap3_dpll4_set_rate(struct clk *clk, unsigned long rate);
P
Paul Walmsley 已提交
37

38 39 40 41
/* Maximum DPLL multiplier, divider values for OMAP3 */
#define OMAP3_MAX_DPLL_MULT		2048
#define OMAP3_MAX_DPLL_DIV		128

P
Paul Walmsley 已提交
42 43 44 45 46 47 48 49
/*
 * DPLL1 supplies clock to the MPU.
 * DPLL2 supplies clock to the IVA2.
 * DPLL3 supplies CORE domain clocks.
 * DPLL4 supplies peripheral clocks.
 * DPLL5 supplies other peripheral clocks (USBHOST, USIM).
 */

50 51 52 53 54
/* CM_CLKEN_PLL*.EN* bit values - not all are available for every DPLL */
#define DPLL_LOW_POWER_STOP		0x1
#define DPLL_LOW_POWER_BYPASS		0x5
#define DPLL_LOCKED			0x7

P
Paul Walmsley 已提交
55 56 57 58 59
/* PRM CLOCKS */

/* According to timer32k.c, this is a 32768Hz clock, not a 32000Hz clock. */
static struct clk omap_32k_fck = {
	.name		= "omap_32k_fck",
60
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
61
	.rate		= 32768,
62
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
63 64 65 66
};

static struct clk secure_32k_fck = {
	.name		= "secure_32k_fck",
67
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
68
	.rate		= 32768,
69
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
70 71 72 73 74
};

/* Virtual source clocks for osc_sys_ck */
static struct clk virt_12m_ck = {
	.name		= "virt_12m_ck",
75
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
76
	.rate		= 12000000,
77
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
78 79 80 81
};

static struct clk virt_13m_ck = {
	.name		= "virt_13m_ck",
82
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
83
	.rate		= 13000000,
84
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
85 86 87 88
};

static struct clk virt_16_8m_ck = {
	.name		= "virt_16_8m_ck",
89
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
90
	.rate		= 16800000,
91
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
92 93 94 95
};

static struct clk virt_19_2m_ck = {
	.name		= "virt_19_2m_ck",
96
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
97
	.rate		= 19200000,
98
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
99 100 101 102
};

static struct clk virt_26m_ck = {
	.name		= "virt_26m_ck",
103
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
104
	.rate		= 26000000,
105
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
106 107 108 109
};

static struct clk virt_38_4m_ck = {
	.name		= "virt_38_4m_ck",
110
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
111
	.rate		= 38400000,
112
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158
};

static const struct clksel_rate osc_sys_12m_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate osc_sys_13m_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate osc_sys_16_8m_rates[] = {
	{ .div = 1, .val = 5, .flags = RATE_IN_3430ES2 | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate osc_sys_19_2m_rates[] = {
	{ .div = 1, .val = 2, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate osc_sys_26m_rates[] = {
	{ .div = 1, .val = 3, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate osc_sys_38_4m_rates[] = {
	{ .div = 1, .val = 4, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel osc_sys_clksel[] = {
	{ .parent = &virt_12m_ck,   .rates = osc_sys_12m_rates },
	{ .parent = &virt_13m_ck,   .rates = osc_sys_13m_rates },
	{ .parent = &virt_16_8m_ck, .rates = osc_sys_16_8m_rates },
	{ .parent = &virt_19_2m_ck, .rates = osc_sys_19_2m_rates },
	{ .parent = &virt_26m_ck,   .rates = osc_sys_26m_rates },
	{ .parent = &virt_38_4m_ck, .rates = osc_sys_38_4m_rates },
	{ .parent = NULL },
};

/* Oscillator clock */
/* 12, 13, 16.8, 19.2, 26, or 38.4 MHz */
static struct clk osc_sys_ck = {
	.name		= "osc_sys_ck",
159
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
160 161 162 163 164
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP3430_PRM_CLKSEL,
	.clksel_mask	= OMAP3430_SYS_CLKIN_SEL_MASK,
	.clksel		= osc_sys_clksel,
	/* REVISIT: deal with autoextclkmode? */
165
	.flags		= RATE_FIXED | RATE_PROPAGATES,
P
Paul Walmsley 已提交
166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel_rate div2_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 2, .val = 2, .flags = RATE_IN_343X },
	{ .div = 0 }
};

static const struct clksel sys_clksel[] = {
	{ .parent = &osc_sys_ck, .rates = div2_rates },
	{ .parent = NULL }
};

/* Latency: this clock is only enabled after PRM_CLKSETUP.SETUP_TIME */
/* Feeds DPLLs - divided first by PRM_CLKSRC_CTRL.SYSCLKDIV? */
static struct clk sys_ck = {
	.name		= "sys_ck",
184
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
185 186 187 188 189
	.parent		= &osc_sys_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP3430_PRM_CLKSRC_CTRL,
	.clksel_mask	= OMAP_SYSCLKDIV_MASK,
	.clksel		= sys_clksel,
190
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
191 192 193 194 195
	.recalc		= &omap2_clksel_recalc,
};

static struct clk sys_altclk = {
	.name		= "sys_altclk",
196
	.ops		= &clkops_null,
197
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
198 199 200 201 202
};

/* Optional external clock input for some McBSPs */
static struct clk mcbsp_clks = {
	.name		= "mcbsp_clks",
203
	.ops		= &clkops_null,
204
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
205 206 207 208 209 210
};

/* PRM EXTERNAL CLOCK OUTPUT */

static struct clk sys_clkout1 = {
	.name		= "sys_clkout1",
211
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
212 213 214 215 216 217 218 219 220 221
	.parent		= &osc_sys_ck,
	.enable_reg	= OMAP3430_PRM_CLKOUT_CTRL,
	.enable_bit	= OMAP3430_CLKOUT_EN_SHIFT,
	.recalc		= &followparent_recalc,
};

/* DPLLS */

/* CM CLOCKS */

222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251
static const struct clksel_rate dpll_bypass_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate dpll_locked_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate div16_dpll_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 2, .val = 2, .flags = RATE_IN_343X },
	{ .div = 3, .val = 3, .flags = RATE_IN_343X },
	{ .div = 4, .val = 4, .flags = RATE_IN_343X },
	{ .div = 5, .val = 5, .flags = RATE_IN_343X },
	{ .div = 6, .val = 6, .flags = RATE_IN_343X },
	{ .div = 7, .val = 7, .flags = RATE_IN_343X },
	{ .div = 8, .val = 8, .flags = RATE_IN_343X },
	{ .div = 9, .val = 9, .flags = RATE_IN_343X },
	{ .div = 10, .val = 10, .flags = RATE_IN_343X },
	{ .div = 11, .val = 11, .flags = RATE_IN_343X },
	{ .div = 12, .val = 12, .flags = RATE_IN_343X },
	{ .div = 13, .val = 13, .flags = RATE_IN_343X },
	{ .div = 14, .val = 14, .flags = RATE_IN_343X },
	{ .div = 15, .val = 15, .flags = RATE_IN_343X },
	{ .div = 16, .val = 16, .flags = RATE_IN_343X },
	{ .div = 0 }
};

P
Paul Walmsley 已提交
252 253 254
/* DPLL1 */
/* MPU clock source */
/* Type: DPLL */
255
static struct dpll_data dpll1_dd = {
P
Paul Walmsley 已提交
256 257 258
	.mult_div1_reg	= OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_CLKSEL1_PLL),
	.mult_mask	= OMAP3430_MPU_DPLL_MULT_MASK,
	.div1_mask	= OMAP3430_MPU_DPLL_DIV_MASK,
259
	.freqsel_mask	= OMAP3430_MPU_DPLL_FREQSEL_MASK,
P
Paul Walmsley 已提交
260 261
	.control_reg	= OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_CLKEN_PLL),
	.enable_mask	= OMAP3430_EN_MPU_DPLL_MASK,
262
	.modes		= (1 << DPLL_LOW_POWER_BYPASS) | (1 << DPLL_LOCKED),
P
Paul Walmsley 已提交
263 264 265
	.auto_recal_bit	= OMAP3430_EN_MPU_DPLL_DRIFTGUARD_SHIFT,
	.recal_en_bit	= OMAP3430_MPU_DPLL_RECAL_EN_SHIFT,
	.recal_st_bit	= OMAP3430_MPU_DPLL_ST_SHIFT,
266 267 268 269
	.autoidle_reg	= OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_AUTOIDLE_PLL),
	.autoidle_mask	= OMAP3430_AUTO_MPU_DPLL_MASK,
	.idlest_reg	= OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_IDLEST_PLL),
	.idlest_bit	= OMAP3430_ST_MPU_CLK_SHIFT,
270 271 272
	.max_multiplier = OMAP3_MAX_DPLL_MULT,
	.max_divider	= OMAP3_MAX_DPLL_DIV,
	.rate_tolerance = DEFAULT_DPLL_RATE_TOLERANCE
P
Paul Walmsley 已提交
273 274 275 276
};

static struct clk dpll1_ck = {
	.name		= "dpll1_ck",
277
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
278 279
	.parent		= &sys_ck,
	.dpll_data	= &dpll1_dd,
280
	.flags		= RATE_PROPAGATES,
281
	.round_rate	= &omap2_dpll_round_rate,
282
	.set_rate	= &omap3_noncore_dpll_set_rate,
P
Paul Walmsley 已提交
283 284 285 286
	.recalc		= &omap3_dpll_recalc,
};

/*
287 288
 * This virtual clock provides the CLKOUTX2 output from the DPLL if the
 * DPLL isn't bypassed.
P
Paul Walmsley 已提交
289
 */
290 291
static struct clk dpll1_x2_ck = {
	.name		= "dpll1_x2_ck",
292
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
293
	.parent		= &dpll1_ck,
294
	.flags		= RATE_PROPAGATES,
295 296 297 298 299 300 301 302 303 304 305 306 307 308 309
	.recalc		= &omap3_clkoutx2_recalc,
};

/* On DPLL1, unlike other DPLLs, the divider is downstream from CLKOUTX2 */
static const struct clksel div16_dpll1_x2m2_clksel[] = {
	{ .parent = &dpll1_x2_ck, .rates = div16_dpll_rates },
	{ .parent = NULL }
};

/*
 * Does not exist in the TRM - needed to separate the M2 divider from
 * bypass selection in mpu_ck
 */
static struct clk dpll1_x2m2_ck = {
	.name		= "dpll1_x2m2_ck",
310
	.ops		= &clkops_null,
311 312 313 314 315
	.parent		= &dpll1_x2_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_CLKSEL2_PLL),
	.clksel_mask	= OMAP3430_MPU_DPLL_CLKOUT_DIV_MASK,
	.clksel		= div16_dpll1_x2m2_clksel,
316
	.flags		= RATE_PROPAGATES,
317
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
318 319 320 321 322 323
};

/* DPLL2 */
/* IVA2 clock source */
/* Type: DPLL */

324
static struct dpll_data dpll2_dd = {
P
Paul Walmsley 已提交
325 326 327
	.mult_div1_reg	= OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKSEL1_PLL),
	.mult_mask	= OMAP3430_IVA2_DPLL_MULT_MASK,
	.div1_mask	= OMAP3430_IVA2_DPLL_DIV_MASK,
328
	.freqsel_mask	= OMAP3430_IVA2_DPLL_FREQSEL_MASK,
P
Paul Walmsley 已提交
329 330
	.control_reg	= OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKEN_PLL),
	.enable_mask	= OMAP3430_EN_IVA2_DPLL_MASK,
331 332
	.modes		= (1 << DPLL_LOW_POWER_STOP) | (1 << DPLL_LOCKED) |
				(1 << DPLL_LOW_POWER_BYPASS),
P
Paul Walmsley 已提交
333 334 335
	.auto_recal_bit	= OMAP3430_EN_IVA2_DPLL_DRIFTGUARD_SHIFT,
	.recal_en_bit	= OMAP3430_PRM_IRQENABLE_MPU_IVA2_DPLL_RECAL_EN_SHIFT,
	.recal_st_bit	= OMAP3430_PRM_IRQSTATUS_MPU_IVA2_DPLL_ST_SHIFT,
336 337 338
	.autoidle_reg	= OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_AUTOIDLE_PLL),
	.autoidle_mask	= OMAP3430_AUTO_IVA2_DPLL_MASK,
	.idlest_reg	= OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_IDLEST_PLL),
339 340 341 342
	.idlest_bit	= OMAP3430_ST_IVA2_CLK_SHIFT,
	.max_multiplier = OMAP3_MAX_DPLL_MULT,
	.max_divider	= OMAP3_MAX_DPLL_DIV,
	.rate_tolerance = DEFAULT_DPLL_RATE_TOLERANCE
P
Paul Walmsley 已提交
343 344 345 346
};

static struct clk dpll2_ck = {
	.name		= "dpll2_ck",
347
	.ops		= &clkops_noncore_dpll_ops,
P
Paul Walmsley 已提交
348 349
	.parent		= &sys_ck,
	.dpll_data	= &dpll2_dd,
350
	.flags		= RATE_PROPAGATES,
351
	.round_rate	= &omap2_dpll_round_rate,
352
	.set_rate	= &omap3_noncore_dpll_set_rate,
P
Paul Walmsley 已提交
353 354 355
	.recalc		= &omap3_dpll_recalc,
};

356 357 358 359 360 361 362 363 364 365 366
static const struct clksel div16_dpll2_m2x2_clksel[] = {
	{ .parent = &dpll2_ck, .rates = div16_dpll_rates },
	{ .parent = NULL }
};

/*
 * The TRM is conflicted on whether IVA2 clock comes from DPLL2 CLKOUT
 * or CLKOUTX2. CLKOUT seems most plausible.
 */
static struct clk dpll2_m2_ck = {
	.name		= "dpll2_m2_ck",
367
	.ops		= &clkops_null,
368 369 370 371 372 373
	.parent		= &dpll2_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_IVA2_MOD,
					  OMAP3430_CM_CLKSEL2_PLL),
	.clksel_mask	= OMAP3430_IVA2_DPLL_CLKOUT_DIV_MASK,
	.clksel		= div16_dpll2_m2x2_clksel,
374
	.flags		= RATE_PROPAGATES,
375 376 377
	.recalc		= &omap2_clksel_recalc,
};

378 379 380 381 382
/*
 * DPLL3
 * Source clock for all interfaces and for some device fclks
 * REVISIT: Also supports fast relock bypass - not included below
 */
383
static struct dpll_data dpll3_dd = {
P
Paul Walmsley 已提交
384 385 386
	.mult_div1_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
	.mult_mask	= OMAP3430_CORE_DPLL_MULT_MASK,
	.div1_mask	= OMAP3430_CORE_DPLL_DIV_MASK,
387
	.freqsel_mask	= OMAP3430_CORE_DPLL_FREQSEL_MASK,
P
Paul Walmsley 已提交
388 389 390 391 392
	.control_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
	.enable_mask	= OMAP3430_EN_CORE_DPLL_MASK,
	.auto_recal_bit	= OMAP3430_EN_CORE_DPLL_DRIFTGUARD_SHIFT,
	.recal_en_bit	= OMAP3430_CORE_DPLL_RECAL_EN_SHIFT,
	.recal_st_bit	= OMAP3430_CORE_DPLL_ST_SHIFT,
393 394
	.autoidle_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_AUTOIDLE),
	.autoidle_mask	= OMAP3430_AUTO_CORE_DPLL_MASK,
395 396 397
	.max_multiplier = OMAP3_MAX_DPLL_MULT,
	.max_divider	= OMAP3_MAX_DPLL_DIV,
	.rate_tolerance = DEFAULT_DPLL_RATE_TOLERANCE
P
Paul Walmsley 已提交
398 399 400 401
};

static struct clk dpll3_ck = {
	.name		= "dpll3_ck",
402
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
403 404
	.parent		= &sys_ck,
	.dpll_data	= &dpll3_dd,
405
	.flags		= RATE_PROPAGATES,
406
	.round_rate	= &omap2_dpll_round_rate,
P
Paul Walmsley 已提交
407 408 409
	.recalc		= &omap3_dpll_recalc,
};

410 411 412 413 414 415
/*
 * This virtual clock provides the CLKOUTX2 output from the DPLL if the
 * DPLL isn't bypassed
 */
static struct clk dpll3_x2_ck = {
	.name		= "dpll3_x2_ck",
416
	.ops		= &clkops_null,
417
	.parent		= &dpll3_ck,
418
	.flags		= RATE_PROPAGATES,
419
	.recalc		= &omap3_clkoutx2_recalc,
P
Paul Walmsley 已提交
420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462
};

static const struct clksel_rate div31_dpll3_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 2, .val = 2, .flags = RATE_IN_343X },
	{ .div = 3, .val = 3, .flags = RATE_IN_3430ES2 },
	{ .div = 4, .val = 4, .flags = RATE_IN_3430ES2 },
	{ .div = 5, .val = 5, .flags = RATE_IN_3430ES2 },
	{ .div = 6, .val = 6, .flags = RATE_IN_3430ES2 },
	{ .div = 7, .val = 7, .flags = RATE_IN_3430ES2 },
	{ .div = 8, .val = 8, .flags = RATE_IN_3430ES2 },
	{ .div = 9, .val = 9, .flags = RATE_IN_3430ES2 },
	{ .div = 10, .val = 10, .flags = RATE_IN_3430ES2 },
	{ .div = 11, .val = 11, .flags = RATE_IN_3430ES2 },
	{ .div = 12, .val = 12, .flags = RATE_IN_3430ES2 },
	{ .div = 13, .val = 13, .flags = RATE_IN_3430ES2 },
	{ .div = 14, .val = 14, .flags = RATE_IN_3430ES2 },
	{ .div = 15, .val = 15, .flags = RATE_IN_3430ES2 },
	{ .div = 16, .val = 16, .flags = RATE_IN_3430ES2 },
	{ .div = 17, .val = 17, .flags = RATE_IN_3430ES2 },
	{ .div = 18, .val = 18, .flags = RATE_IN_3430ES2 },
	{ .div = 19, .val = 19, .flags = RATE_IN_3430ES2 },
	{ .div = 20, .val = 20, .flags = RATE_IN_3430ES2 },
	{ .div = 21, .val = 21, .flags = RATE_IN_3430ES2 },
	{ .div = 22, .val = 22, .flags = RATE_IN_3430ES2 },
	{ .div = 23, .val = 23, .flags = RATE_IN_3430ES2 },
	{ .div = 24, .val = 24, .flags = RATE_IN_3430ES2 },
	{ .div = 25, .val = 25, .flags = RATE_IN_3430ES2 },
	{ .div = 26, .val = 26, .flags = RATE_IN_3430ES2 },
	{ .div = 27, .val = 27, .flags = RATE_IN_3430ES2 },
	{ .div = 28, .val = 28, .flags = RATE_IN_3430ES2 },
	{ .div = 29, .val = 29, .flags = RATE_IN_3430ES2 },
	{ .div = 30, .val = 30, .flags = RATE_IN_3430ES2 },
	{ .div = 31, .val = 31, .flags = RATE_IN_3430ES2 },
	{ .div = 0 },
};

static const struct clksel div31_dpll3m2_clksel[] = {
	{ .parent = &dpll3_ck, .rates = div31_dpll3_rates },
	{ .parent = NULL }
};

/*
463 464 465
 * DPLL3 output M2
 * REVISIT: This DPLL output divider must be changed in SRAM, so until
 * that code is ready, this should remain a 'read-only' clksel clock.
P
Paul Walmsley 已提交
466 467 468
 */
static struct clk dpll3_m2_ck = {
	.name		= "dpll3_m2_ck",
469
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
470 471 472 473 474
	.parent		= &dpll3_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_CORE_DPLL_CLKOUT_DIV_MASK,
	.clksel		= div31_dpll3m2_clksel,
475
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
476 477 478
	.recalc		= &omap2_clksel_recalc,
};

479
static const struct clksel core_ck_clksel[] = {
480
	{ .parent = &sys_ck,	  .rates = dpll_bypass_rates },
481 482 483 484
	{ .parent = &dpll3_m2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
};

P
Paul Walmsley 已提交
485 486
static struct clk core_ck = {
	.name		= "core_ck",
487
	.ops		= &clkops_null,
488 489
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
490
	.clksel_mask	= OMAP3430_ST_CORE_CLK_MASK,
491
	.clksel		= core_ck_clksel,
492
	.flags		= RATE_PROPAGATES,
493
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
494 495
};

496
static const struct clksel dpll3_m2x2_ck_clksel[] = {
497
	{ .parent = &sys_ck,	  .rates = dpll_bypass_rates },
498 499
	{ .parent = &dpll3_x2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
P
Paul Walmsley 已提交
500 501 502 503
};

static struct clk dpll3_m2x2_ck = {
	.name		= "dpll3_m2x2_ck",
504
	.ops		= &clkops_null,
505 506
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
507
	.clksel_mask	= OMAP3430_ST_CORE_CLK_MASK,
508
	.clksel		= dpll3_m2x2_ck_clksel,
509
	.flags		= RATE_PROPAGATES,
510 511 512 513 514 515 516 517 518 519 520 521
	.recalc		= &omap2_clksel_recalc,
};

/* The PWRDN bit is apparently only available on 3430ES2 and above */
static const struct clksel div16_dpll3_clksel[] = {
	{ .parent = &dpll3_ck, .rates = div16_dpll_rates },
	{ .parent = NULL }
};

/* This virtual clock is the source for dpll3_m3x2_ck */
static struct clk dpll3_m3_ck = {
	.name		= "dpll3_m3_ck",
522
	.ops		= &clkops_null,
523 524 525 526 527
	.parent		= &dpll3_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_DIV_DPLL3_MASK,
	.clksel		= div16_dpll3_clksel,
528
	.flags		= RATE_PROPAGATES,
529
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
530 531 532 533 534
};

/* The PWRDN bit is apparently only available on 3430ES2 and above */
static struct clk dpll3_m3x2_ck = {
	.name		= "dpll3_m3x2_ck",
535
	.ops		= &clkops_omap2_dflt_wait,
536
	.parent		= &dpll3_m3_ck,
P
Paul Walmsley 已提交
537 538
	.enable_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
	.enable_bit	= OMAP3430_PWRDN_EMU_CORE_SHIFT,
539
	.flags		= RATE_PROPAGATES | INVERT_ENABLE,
540
	.recalc		= &omap3_clkoutx2_recalc,
P
Paul Walmsley 已提交
541 542
};

543
static const struct clksel emu_core_alwon_ck_clksel[] = {
544
	{ .parent = &sys_ck,	    .rates = dpll_bypass_rates },
545
	{ .parent = &dpll3_m3x2_ck, .rates = dpll_locked_rates },
P
Paul Walmsley 已提交
546 547 548 549 550
	{ .parent = NULL }
};

static struct clk emu_core_alwon_ck = {
	.name		= "emu_core_alwon_ck",
551
	.ops		= &clkops_null,
552
	.parent		= &dpll3_m3x2_ck,
P
Paul Walmsley 已提交
553
	.init		= &omap2_init_clksel_parent,
554
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
555
	.clksel_mask	= OMAP3430_ST_CORE_CLK_MASK,
556
	.clksel		= emu_core_alwon_ck_clksel,
557
	.flags		= RATE_PROPAGATES,
558
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
559 560 561 562 563
};

/* DPLL4 */
/* Supplies 96MHz, 54Mhz TV DAC, DSS fclk, CAM sensor clock, emul trace clk */
/* Type: DPLL */
564
static struct dpll_data dpll4_dd = {
P
Paul Walmsley 已提交
565 566 567
	.mult_div1_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL2),
	.mult_mask	= OMAP3430_PERIPH_DPLL_MULT_MASK,
	.div1_mask	= OMAP3430_PERIPH_DPLL_DIV_MASK,
568
	.freqsel_mask	= OMAP3430_PERIPH_DPLL_FREQSEL_MASK,
P
Paul Walmsley 已提交
569 570
	.control_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
	.enable_mask	= OMAP3430_EN_PERIPH_DPLL_MASK,
571
	.modes		= (1 << DPLL_LOW_POWER_STOP) | (1 << DPLL_LOCKED),
P
Paul Walmsley 已提交
572 573 574
	.auto_recal_bit	= OMAP3430_EN_PERIPH_DPLL_DRIFTGUARD_SHIFT,
	.recal_en_bit	= OMAP3430_PERIPH_DPLL_RECAL_EN_SHIFT,
	.recal_st_bit	= OMAP3430_PERIPH_DPLL_ST_SHIFT,
575 576 577 578
	.autoidle_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_AUTOIDLE),
	.autoidle_mask	= OMAP3430_AUTO_PERIPH_DPLL_MASK,
	.idlest_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
	.idlest_bit	= OMAP3430_ST_PERIPH_CLK_SHIFT,
579 580 581
	.max_multiplier = OMAP3_MAX_DPLL_MULT,
	.max_divider	= OMAP3_MAX_DPLL_DIV,
	.rate_tolerance = DEFAULT_DPLL_RATE_TOLERANCE
P
Paul Walmsley 已提交
582 583 584 585
};

static struct clk dpll4_ck = {
	.name		= "dpll4_ck",
586
	.ops		= &clkops_noncore_dpll_ops,
P
Paul Walmsley 已提交
587 588
	.parent		= &sys_ck,
	.dpll_data	= &dpll4_dd,
589
	.flags		= RATE_PROPAGATES,
590
	.round_rate	= &omap2_dpll_round_rate,
591
	.set_rate	= &omap3_dpll4_set_rate,
P
Paul Walmsley 已提交
592 593 594 595 596
	.recalc		= &omap3_dpll_recalc,
};

/*
 * This virtual clock provides the CLKOUTX2 output from the DPLL if the
597 598
 * DPLL isn't bypassed --
 * XXX does this serve any downstream clocks?
P
Paul Walmsley 已提交
599 600 601
 */
static struct clk dpll4_x2_ck = {
	.name		= "dpll4_x2_ck",
602
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
603
	.parent		= &dpll4_ck,
604
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
605 606 607 608
	.recalc		= &omap3_clkoutx2_recalc,
};

static const struct clksel div16_dpll4_clksel[] = {
609
	{ .parent = &dpll4_ck, .rates = div16_dpll_rates },
P
Paul Walmsley 已提交
610 611 612
	{ .parent = NULL }
};

613 614 615
/* This virtual clock is the source for dpll4_m2x2_ck */
static struct clk dpll4_m2_ck = {
	.name		= "dpll4_m2_ck",
616
	.ops		= &clkops_null,
617 618 619 620 621
	.parent		= &dpll4_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, OMAP3430_CM_CLKSEL3),
	.clksel_mask	= OMAP3430_DIV_96M_MASK,
	.clksel		= div16_dpll4_clksel,
622
	.flags		= RATE_PROPAGATES,
623 624 625
	.recalc		= &omap2_clksel_recalc,
};

P
Paul Walmsley 已提交
626 627 628
/* The PWRDN bit is apparently only available on 3430ES2 and above */
static struct clk dpll4_m2x2_ck = {
	.name		= "dpll4_m2x2_ck",
629
	.ops		= &clkops_omap2_dflt_wait,
630
	.parent		= &dpll4_m2_ck,
P
Paul Walmsley 已提交
631 632
	.enable_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
	.enable_bit	= OMAP3430_PWRDN_96M_SHIFT,
633
	.flags		= RATE_PROPAGATES | INVERT_ENABLE,
634 635 636 637
	.recalc		= &omap3_clkoutx2_recalc,
};

static const struct clksel omap_96m_alwon_fck_clksel[] = {
638
	{ .parent = &sys_ck,	    .rates = dpll_bypass_rates },
639 640
	{ .parent = &dpll4_m2x2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
P
Paul Walmsley 已提交
641 642 643 644
};

static struct clk omap_96m_alwon_fck = {
	.name		= "omap_96m_alwon_fck",
645
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
646
	.parent		= &dpll4_m2x2_ck,
647 648
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
649
	.clksel_mask	= OMAP3430_ST_PERIPH_CLK_MASK,
650
	.clksel		= omap_96m_alwon_fck_clksel,
651
	.flags		= RATE_PROPAGATES,
652
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
653 654 655 656
};

static struct clk omap_96m_fck = {
	.name		= "omap_96m_fck",
657
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
658
	.parent		= &omap_96m_alwon_fck,
659
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
660 661 662
	.recalc		= &followparent_recalc,
};

663
static const struct clksel cm_96m_fck_clksel[] = {
664
	{ .parent = &sys_ck,	    .rates = dpll_bypass_rates },
665 666 667 668
	{ .parent = &dpll4_m2x2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
};

P
Paul Walmsley 已提交
669 670
static struct clk cm_96m_fck = {
	.name		= "cm_96m_fck",
671
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
672
	.parent		= &dpll4_m2x2_ck,
673 674
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
675
	.clksel_mask	= OMAP3430_ST_PERIPH_CLK_MASK,
676
	.clksel		= cm_96m_fck_clksel,
677
	.flags		= RATE_PROPAGATES,
678 679 680 681 682 683
	.recalc		= &omap2_clksel_recalc,
};

/* This virtual clock is the source for dpll4_m3x2_ck */
static struct clk dpll4_m3_ck = {
	.name		= "dpll4_m3_ck",
684
	.ops		= &clkops_null,
685 686 687 688 689
	.parent		= &dpll4_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_TV_MASK,
	.clksel		= div16_dpll4_clksel,
690
	.flags		= RATE_PROPAGATES,
691
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
692 693 694 695 696
};

/* The PWRDN bit is apparently only available on 3430ES2 and above */
static struct clk dpll4_m3x2_ck = {
	.name		= "dpll4_m3x2_ck",
697
	.ops		= &clkops_omap2_dflt_wait,
698
	.parent		= &dpll4_m3_ck,
P
Paul Walmsley 已提交
699 700 701
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
	.enable_bit	= OMAP3430_PWRDN_TV_SHIFT,
702
	.flags		= RATE_PROPAGATES | INVERT_ENABLE,
703 704 705 706
	.recalc		= &omap3_clkoutx2_recalc,
};

static const struct clksel virt_omap_54m_fck_clksel[] = {
707
	{ .parent = &sys_ck,	    .rates = dpll_bypass_rates },
708 709 710 711 712 713
	{ .parent = &dpll4_m3x2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
};

static struct clk virt_omap_54m_fck = {
	.name		= "virt_omap_54m_fck",
714
	.ops		= &clkops_null,
715 716 717
	.parent		= &dpll4_m3x2_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
718
	.clksel_mask	= OMAP3430_ST_PERIPH_CLK_MASK,
719
	.clksel		= virt_omap_54m_fck_clksel,
720
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
721 722 723 724 725 726 727 728 729 730 731 732 733 734
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel_rate omap_54m_d4m3x2_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate omap_54m_alt_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel omap_54m_clksel[] = {
735
	{ .parent = &virt_omap_54m_fck, .rates = omap_54m_d4m3x2_rates },
P
Paul Walmsley 已提交
736 737 738 739 740 741
	{ .parent = &sys_altclk,    .rates = omap_54m_alt_rates },
	{ .parent = NULL }
};

static struct clk omap_54m_fck = {
	.name		= "omap_54m_fck",
742
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
743 744 745 746
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_SOURCE_54M,
	.clksel		= omap_54m_clksel,
747
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel_rate omap_48m_96md2_rates[] = {
	{ .div = 2, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate omap_48m_alt_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel omap_48m_clksel[] = {
	{ .parent = &cm_96m_fck, .rates = omap_48m_96md2_rates },
	{ .parent = &sys_altclk, .rates = omap_48m_alt_rates },
	{ .parent = NULL }
};

static struct clk omap_48m_fck = {
	.name		= "omap_48m_fck",
769
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
770 771 772 773
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_SOURCE_48M,
	.clksel		= omap_48m_clksel,
774
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
775 776 777 778 779
	.recalc		= &omap2_clksel_recalc,
};

static struct clk omap_12m_fck = {
	.name		= "omap_12m_fck",
780
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
781 782
	.parent		= &omap_48m_fck,
	.fixed_div	= 4,
783
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
784 785 786
	.recalc		= &omap2_fixed_divisor_recalc,
};

787 788 789
/* This virstual clock is the source for dpll4_m4x2_ck */
static struct clk dpll4_m4_ck = {
	.name		= "dpll4_m4_ck",
790
	.ops		= &clkops_null,
791 792 793 794 795
	.parent		= &dpll4_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_DSS1_MASK,
	.clksel		= div16_dpll4_clksel,
796
	.flags		= RATE_PROPAGATES,
797 798 799
	.recalc		= &omap2_clksel_recalc,
};

P
Paul Walmsley 已提交
800 801 802
/* The PWRDN bit is apparently only available on 3430ES2 and above */
static struct clk dpll4_m4x2_ck = {
	.name		= "dpll4_m4x2_ck",
803
	.ops		= &clkops_omap2_dflt_wait,
804
	.parent		= &dpll4_m4_ck,
P
Paul Walmsley 已提交
805 806
	.enable_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
	.enable_bit	= OMAP3430_PWRDN_CAM_SHIFT,
807
	.flags		= RATE_PROPAGATES | INVERT_ENABLE,
808 809 810 811 812 813
	.recalc		= &omap3_clkoutx2_recalc,
};

/* This virtual clock is the source for dpll4_m5x2_ck */
static struct clk dpll4_m5_ck = {
	.name		= "dpll4_m5_ck",
814
	.ops		= &clkops_null,
815 816 817 818 819
	.parent		= &dpll4_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_CAM_MASK,
	.clksel		= div16_dpll4_clksel,
820
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
821 822 823 824 825 826
	.recalc		= &omap2_clksel_recalc,
};

/* The PWRDN bit is apparently only available on 3430ES2 and above */
static struct clk dpll4_m5x2_ck = {
	.name		= "dpll4_m5x2_ck",
827
	.ops		= &clkops_omap2_dflt_wait,
828
	.parent		= &dpll4_m5_ck,
P
Paul Walmsley 已提交
829 830
	.enable_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
	.enable_bit	= OMAP3430_PWRDN_CAM_SHIFT,
831
	.flags		= RATE_PROPAGATES | INVERT_ENABLE,
832 833 834 835 836 837
	.recalc		= &omap3_clkoutx2_recalc,
};

/* This virtual clock is the source for dpll4_m6x2_ck */
static struct clk dpll4_m6_ck = {
	.name		= "dpll4_m6_ck",
838
	.ops		= &clkops_null,
839 840 841 842 843
	.parent		= &dpll4_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_DIV_DPLL4_MASK,
	.clksel		= div16_dpll4_clksel,
844
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
845 846 847 848 849 850
	.recalc		= &omap2_clksel_recalc,
};

/* The PWRDN bit is apparently only available on 3430ES2 and above */
static struct clk dpll4_m6x2_ck = {
	.name		= "dpll4_m6x2_ck",
851
	.ops		= &clkops_omap2_dflt_wait,
852
	.parent		= &dpll4_m6_ck,
P
Paul Walmsley 已提交
853 854 855
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_CLKEN),
	.enable_bit	= OMAP3430_PWRDN_EMU_PERIPH_SHIFT,
856
	.flags		= RATE_PROPAGATES | INVERT_ENABLE,
857
	.recalc		= &omap3_clkoutx2_recalc,
P
Paul Walmsley 已提交
858 859 860 861
};

static struct clk emu_per_alwon_ck = {
	.name		= "emu_per_alwon_ck",
862
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
863
	.parent		= &dpll4_m6x2_ck,
864
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
865 866 867 868 869 870 871
	.recalc		= &followparent_recalc,
};

/* DPLL5 */
/* Supplies 120MHz clock, USIM source clock */
/* Type: DPLL */
/* 3430ES2 only */
872
static struct dpll_data dpll5_dd = {
P
Paul Walmsley 已提交
873 874 875
	.mult_div1_reg	= OMAP_CM_REGADDR(PLL_MOD, OMAP3430ES2_CM_CLKSEL4),
	.mult_mask	= OMAP3430ES2_PERIPH2_DPLL_MULT_MASK,
	.div1_mask	= OMAP3430ES2_PERIPH2_DPLL_DIV_MASK,
876
	.freqsel_mask	= OMAP3430ES2_PERIPH2_DPLL_FREQSEL_MASK,
P
Paul Walmsley 已提交
877 878
	.control_reg	= OMAP_CM_REGADDR(PLL_MOD, OMAP3430ES2_CM_CLKEN2),
	.enable_mask	= OMAP3430ES2_EN_PERIPH2_DPLL_MASK,
879
	.modes		= (1 << DPLL_LOW_POWER_STOP) | (1 << DPLL_LOCKED),
P
Paul Walmsley 已提交
880 881 882
	.auto_recal_bit	= OMAP3430ES2_EN_PERIPH2_DPLL_DRIFTGUARD_SHIFT,
	.recal_en_bit	= OMAP3430ES2_SND_PERIPH_DPLL_RECAL_EN_SHIFT,
	.recal_st_bit	= OMAP3430ES2_SND_PERIPH_DPLL_ST_SHIFT,
883 884 885 886
	.autoidle_reg	= OMAP_CM_REGADDR(PLL_MOD, OMAP3430ES2_CM_AUTOIDLE2_PLL),
	.autoidle_mask	= OMAP3430ES2_AUTO_PERIPH2_DPLL_MASK,
	.idlest_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST2),
	.idlest_bit	= OMAP3430ES2_ST_PERIPH2_CLK_SHIFT,
887 888 889
	.max_multiplier = OMAP3_MAX_DPLL_MULT,
	.max_divider	= OMAP3_MAX_DPLL_DIV,
	.rate_tolerance = DEFAULT_DPLL_RATE_TOLERANCE
P
Paul Walmsley 已提交
890 891 892 893
};

static struct clk dpll5_ck = {
	.name		= "dpll5_ck",
894
	.ops		= &clkops_noncore_dpll_ops,
P
Paul Walmsley 已提交
895 896
	.parent		= &sys_ck,
	.dpll_data	= &dpll5_dd,
897
	.flags		= RATE_PROPAGATES,
898
	.round_rate	= &omap2_dpll_round_rate,
899
	.set_rate	= &omap3_noncore_dpll_set_rate,
P
Paul Walmsley 已提交
900 901 902
	.recalc		= &omap3_dpll_recalc,
};

903
static const struct clksel div16_dpll5_clksel[] = {
P
Paul Walmsley 已提交
904 905 906 907 908 909
	{ .parent = &dpll5_ck, .rates = div16_dpll_rates },
	{ .parent = NULL }
};

static struct clk dpll5_m2_ck = {
	.name		= "dpll5_m2_ck",
910
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
911 912 913 914
	.parent		= &dpll5_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, OMAP3430ES2_CM_CLKSEL5),
	.clksel_mask	= OMAP3430ES2_DIV_120M_MASK,
915
	.clksel		= div16_dpll5_clksel,
916
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
917 918 919
	.recalc		= &omap2_clksel_recalc,
};

920
static const struct clksel omap_120m_fck_clksel[] = {
921
	{ .parent = &sys_ck,	  .rates = dpll_bypass_rates },
922 923 924 925
	{ .parent = &dpll5_m2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
};

P
Paul Walmsley 已提交
926 927
static struct clk omap_120m_fck = {
	.name		= "omap_120m_fck",
928
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
929
	.parent		= &dpll5_m2_ck,
930 931 932 933
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST2),
	.clksel_mask	= OMAP3430ES2_ST_PERIPH2_CLK_MASK,
	.clksel		= omap_120m_fck_clksel,
934
	.flags		= RATE_PROPAGATES,
935
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969
};

/* CM EXTERNAL CLOCK OUTPUTS */

static const struct clksel_rate clkout2_src_core_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate clkout2_src_sys_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate clkout2_src_96m_rates[] = {
	{ .div = 1, .val = 2, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate clkout2_src_54m_rates[] = {
	{ .div = 1, .val = 3, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel clkout2_src_clksel[] = {
	{ .parent = &core_ck,		  .rates = clkout2_src_core_rates },
	{ .parent = &sys_ck,		  .rates = clkout2_src_sys_rates },
	{ .parent = &omap_96m_alwon_fck,  .rates = clkout2_src_96m_rates },
	{ .parent = &omap_54m_fck,	  .rates = clkout2_src_54m_rates },
	{ .parent = NULL }
};

static struct clk clkout2_src_ck = {
	.name		= "clkout2_src_ck",
970
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
971 972 973 974 975 976
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP3430_CM_CLKOUT_CTRL,
	.enable_bit	= OMAP3430_CLKOUT2_EN_SHIFT,
	.clksel_reg	= OMAP3430_CM_CLKOUT_CTRL,
	.clksel_mask	= OMAP3430_CLKOUT2SOURCE_MASK,
	.clksel		= clkout2_src_clksel,
977
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel_rate sys_clkout2_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 2, .val = 1, .flags = RATE_IN_343X },
	{ .div = 4, .val = 2, .flags = RATE_IN_343X },
	{ .div = 8, .val = 3, .flags = RATE_IN_343X },
	{ .div = 16, .val = 4, .flags = RATE_IN_343X },
	{ .div = 0 },
};

static const struct clksel sys_clkout2_clksel[] = {
	{ .parent = &clkout2_src_ck, .rates = sys_clkout2_rates },
	{ .parent = NULL },
};

static struct clk sys_clkout2 = {
	.name		= "sys_clkout2",
997
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP3430_CM_CLKOUT_CTRL,
	.clksel_mask	= OMAP3430_CLKOUT2_DIV_MASK,
	.clksel		= sys_clkout2_clksel,
	.recalc		= &omap2_clksel_recalc,
};

/* CM OUTPUT CLOCKS */

static struct clk corex2_fck = {
	.name		= "corex2_fck",
1009
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1010
	.parent		= &dpll3_m2x2_ck,
1011
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
1012 1013 1014 1015 1016 1017 1018 1019 1020 1021
	.recalc		= &followparent_recalc,
};

/* DPLL power domain clock controls */

static const struct clksel div2_core_clksel[] = {
	{ .parent = &core_ck, .rates = div2_rates },
	{ .parent = NULL }
};

1022 1023 1024 1025
/*
 * REVISIT: Are these in DPLL power domain or CM power domain? docs
 * may be inconsistent here?
 */
P
Paul Walmsley 已提交
1026 1027
static struct clk dpll1_fck = {
	.name		= "dpll1_fck",
1028
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1029 1030 1031 1032 1033
	.parent		= &core_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_CLKSEL1_PLL),
	.clksel_mask	= OMAP3430_MPU_CLK_SRC_MASK,
	.clksel		= div2_core_clksel,
1034
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
1035 1036 1037
	.recalc		= &omap2_clksel_recalc,
};

1038 1039 1040 1041 1042 1043 1044
/*
 * MPU clksel:
 * If DPLL1 is locked, mpu_ck derives from DPLL1; otherwise, mpu_ck
 * derives from the high-frequency bypass clock originating from DPLL3,
 * called 'dpll1_fck'
 */
static const struct clksel mpu_clksel[] = {
1045
	{ .parent = &dpll1_fck,	    .rates = dpll_bypass_rates },
1046 1047 1048 1049 1050 1051
	{ .parent = &dpll1_x2m2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
};

static struct clk mpu_ck = {
	.name		= "mpu_ck",
1052
	.ops		= &clkops_null,
1053 1054 1055 1056 1057
	.parent		= &dpll1_x2m2_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_IDLEST_PLL),
	.clksel_mask	= OMAP3430_ST_MPU_CLK_MASK,
	.clksel		= mpu_clksel,
1058
	.flags		= RATE_PROPAGATES,
1059
	.clkdm_name	= "mpu_clkdm",
1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076
	.recalc		= &omap2_clksel_recalc,
};

/* arm_fck is divided by two when DPLL1 locked; otherwise, passthrough mpu_ck */
static const struct clksel_rate arm_fck_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 2, .val = 1, .flags = RATE_IN_343X },
	{ .div = 0 },
};

static const struct clksel arm_fck_clksel[] = {
	{ .parent = &mpu_ck, .rates = arm_fck_rates },
	{ .parent = NULL }
};

static struct clk arm_fck = {
	.name		= "arm_fck",
1077
	.ops		= &clkops_null,
1078 1079 1080 1081 1082
	.parent		= &mpu_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(MPU_MOD, OMAP3430_CM_IDLEST_PLL),
	.clksel_mask	= OMAP3430_ST_MPU_CLK_MASK,
	.clksel		= arm_fck_clksel,
1083
	.flags		= RATE_PROPAGATES,
1084 1085 1086
	.recalc		= &omap2_clksel_recalc,
};

1087 1088
/* XXX What about neon_clkdm ? */

1089 1090 1091 1092 1093 1094
/*
 * REVISIT: This clock is never specifically defined in the 3430 TRM,
 * although it is referenced - so this is a guess
 */
static struct clk emu_mpu_alwon_ck = {
	.name		= "emu_mpu_alwon_ck",
1095
	.ops		= &clkops_null,
1096
	.parent		= &mpu_ck,
1097
	.flags		= RATE_PROPAGATES,
1098 1099 1100
	.recalc		= &followparent_recalc,
};

P
Paul Walmsley 已提交
1101 1102
static struct clk dpll2_fck = {
	.name		= "dpll2_fck",
1103
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1104 1105 1106 1107 1108
	.parent		= &core_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKSEL1_PLL),
	.clksel_mask	= OMAP3430_IVA2_CLK_SRC_MASK,
	.clksel		= div2_core_clksel,
1109
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
1110 1111 1112
	.recalc		= &omap2_clksel_recalc,
};

1113 1114 1115 1116 1117 1118 1119 1120
/*
 * IVA2 clksel:
 * If DPLL2 is locked, iva2_ck derives from DPLL2; otherwise, iva2_ck
 * derives from the high-frequency bypass clock originating from DPLL3,
 * called 'dpll2_fck'
 */

static const struct clksel iva2_clksel[] = {
1121
	{ .parent = &dpll2_fck,	  .rates = dpll_bypass_rates },
1122 1123 1124 1125 1126 1127
	{ .parent = &dpll2_m2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
};

static struct clk iva2_ck = {
	.name		= "iva2_ck",
1128
	.ops		= &clkops_omap2_dflt_wait,
1129 1130
	.parent		= &dpll2_m2_ck,
	.init		= &omap2_init_clksel_parent,
1131 1132
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_IVA2_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_CM_FCLKEN_IVA2_EN_IVA2_SHIFT,
1133 1134 1135 1136
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_IVA2_MOD,
					  OMAP3430_CM_IDLEST_PLL),
	.clksel_mask	= OMAP3430_ST_IVA2_CLK_MASK,
	.clksel		= iva2_clksel,
1137
	.flags		= RATE_PROPAGATES,
1138
	.clkdm_name	= "iva2_clkdm",
1139 1140 1141
	.recalc		= &omap2_clksel_recalc,
};

P
Paul Walmsley 已提交
1142 1143 1144 1145
/* Common interface clocks */

static struct clk l3_ick = {
	.name		= "l3_ick",
1146
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1147 1148 1149 1150 1151
	.parent		= &core_ck,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_L3_MASK,
	.clksel		= div2_core_clksel,
1152
	.flags		= RATE_PROPAGATES,
1153
	.clkdm_name	= "core_l3_clkdm",
P
Paul Walmsley 已提交
1154 1155 1156 1157 1158 1159 1160 1161 1162 1163
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel div2_l3_clksel[] = {
	{ .parent = &l3_ick, .rates = div2_rates },
	{ .parent = NULL }
};

static struct clk l4_ick = {
	.name		= "l4_ick",
1164
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1165 1166 1167 1168 1169
	.parent		= &l3_ick,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_L4_MASK,
	.clksel		= div2_l3_clksel,
1170
	.flags		= RATE_PROPAGATES,
1171
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182
	.recalc		= &omap2_clksel_recalc,

};

static const struct clksel div2_l4_clksel[] = {
	{ .parent = &l4_ick, .rates = div2_rates },
	{ .parent = NULL }
};

static struct clk rm_ick = {
	.name		= "rm_ick",
1183
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1184 1185 1186 1187 1188 1189 1190 1191 1192 1193
	.parent		= &l4_ick,
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_RM_MASK,
	.clksel		= div2_l4_clksel,
	.recalc		= &omap2_clksel_recalc,
};

/* GFX power domain */

1194
/* GFX clocks are in 3430ES1 only. 3430ES2 and later uses the SGX instead */
P
Paul Walmsley 已提交
1195 1196 1197 1198 1199 1200

static const struct clksel gfx_l3_clksel[] = {
	{ .parent = &l3_ick, .rates = gfx_l3_rates },
	{ .parent = NULL }
};

1201 1202 1203
/* Virtual parent clock for gfx_l3_ick and gfx_l3_fck */
static struct clk gfx_l3_ck = {
	.name		= "gfx_l3_ck",
1204
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1205 1206 1207 1208
	.parent		= &l3_ick,
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(GFX_MOD, CM_ICLKEN),
	.enable_bit	= OMAP_EN_GFX_SHIFT,
1209 1210 1211 1212 1213
	.recalc		= &followparent_recalc,
};

static struct clk gfx_l3_fck = {
	.name		= "gfx_l3_fck",
1214
	.ops		= &clkops_null,
1215 1216
	.parent		= &gfx_l3_ck,
	.init		= &omap2_init_clksel_parent,
P
Paul Walmsley 已提交
1217 1218 1219
	.clksel_reg	= OMAP_CM_REGADDR(GFX_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP_CLKSEL_GFX_MASK,
	.clksel		= gfx_l3_clksel,
1220
	.flags		= RATE_PROPAGATES,
1221
	.clkdm_name	= "gfx_3430es1_clkdm",
P
Paul Walmsley 已提交
1222 1223 1224 1225 1226
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gfx_l3_ick = {
	.name		= "gfx_l3_ick",
1227
	.ops		= &clkops_null,
1228
	.parent		= &gfx_l3_ck,
1229
	.clkdm_name	= "gfx_3430es1_clkdm",
P
Paul Walmsley 已提交
1230 1231 1232 1233 1234
	.recalc		= &followparent_recalc,
};

static struct clk gfx_cg1_ck = {
	.name		= "gfx_cg1_ck",
1235
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1236
	.parent		= &gfx_l3_fck, /* REVISIT: correct? */
1237
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
1238 1239
	.enable_reg	= OMAP_CM_REGADDR(GFX_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430ES1_EN_2D_SHIFT,
1240
	.clkdm_name	= "gfx_3430es1_clkdm",
P
Paul Walmsley 已提交
1241 1242 1243 1244 1245
	.recalc		= &followparent_recalc,
};

static struct clk gfx_cg2_ck = {
	.name		= "gfx_cg2_ck",
1246
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1247
	.parent		= &gfx_l3_fck, /* REVISIT: correct? */
1248
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
1249 1250
	.enable_reg	= OMAP_CM_REGADDR(GFX_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430ES1_EN_3D_SHIFT,
1251
	.clkdm_name	= "gfx_3430es1_clkdm",
P
Paul Walmsley 已提交
1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276
	.recalc		= &followparent_recalc,
};

/* SGX power domain - 3430ES2 only */

static const struct clksel_rate sgx_core_rates[] = {
	{ .div = 3, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 4, .val = 1, .flags = RATE_IN_343X },
	{ .div = 6, .val = 2, .flags = RATE_IN_343X },
	{ .div = 0 },
};

static const struct clksel_rate sgx_96m_rates[] = {
	{ .div = 1,  .val = 3, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 },
};

static const struct clksel sgx_clksel[] = {
	{ .parent = &core_ck,	 .rates = sgx_core_rates },
	{ .parent = &cm_96m_fck, .rates = sgx_96m_rates },
	{ .parent = NULL },
};

static struct clk sgx_fck = {
	.name		= "sgx_fck",
1277
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1278 1279 1280 1281 1282 1283
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430ES2_SGX_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430ES2_EN_SGX_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430ES2_SGX_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430ES2_CLKSEL_SGX_MASK,
	.clksel		= sgx_clksel,
1284
	.clkdm_name	= "sgx_clkdm",
P
Paul Walmsley 已提交
1285 1286 1287 1288 1289
	.recalc		= &omap2_clksel_recalc,
};

static struct clk sgx_ick = {
	.name		= "sgx_ick",
1290
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1291
	.parent		= &l3_ick,
1292
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
1293 1294
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430ES2_SGX_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430ES2_EN_SGX_SHIFT,
1295
	.clkdm_name	= "sgx_clkdm",
P
Paul Walmsley 已提交
1296 1297 1298 1299 1300 1301 1302
	.recalc		= &followparent_recalc,
};

/* CORE power domain */

static struct clk d2d_26m_fck = {
	.name		= "d2d_26m_fck",
1303
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1304
	.parent		= &sys_ck,
1305
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
1306 1307
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430ES1_EN_D2D_SHIFT,
1308
	.clkdm_name	= "d2d_clkdm",
P
Paul Walmsley 已提交
1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319
	.recalc		= &followparent_recalc,
};

static const struct clksel omap343x_gpt_clksel[] = {
	{ .parent = &omap_32k_fck, .rates = gpt_32k_rates },
	{ .parent = &sys_ck,	   .rates = gpt_sys_rates },
	{ .parent = NULL}
};

static struct clk gpt10_fck = {
	.name		= "gpt10_fck",
1320
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1321 1322 1323 1324 1325 1326 1327
	.parent		= &sys_ck,
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_GPT10_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT10_MASK,
	.clksel		= omap343x_gpt_clksel,
1328
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1329 1330 1331 1332 1333
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt11_fck = {
	.name		= "gpt11_fck",
1334
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1335 1336 1337 1338 1339 1340 1341
	.parent		= &sys_ck,
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_GPT11_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT11_MASK,
	.clksel		= omap343x_gpt_clksel,
1342
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1343 1344 1345 1346 1347
	.recalc		= &omap2_clksel_recalc,
};

static struct clk cpefuse_fck = {
	.name		= "cpefuse_fck",
1348
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
1349 1350 1351 1352 1353 1354 1355 1356
	.parent		= &sys_ck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, OMAP3430ES2_CM_FCLKEN3),
	.enable_bit	= OMAP3430ES2_EN_CPEFUSE_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk ts_fck = {
	.name		= "ts_fck",
1357
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
1358 1359 1360 1361 1362 1363 1364 1365
	.parent		= &omap_32k_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, OMAP3430ES2_CM_FCLKEN3),
	.enable_bit	= OMAP3430ES2_EN_TS_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk usbtll_fck = {
	.name		= "usbtll_fck",
1366
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
1367 1368 1369 1370 1371 1372 1373 1374 1375 1376
	.parent		= &omap_120m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, OMAP3430ES2_CM_FCLKEN3),
	.enable_bit	= OMAP3430ES2_EN_USBTLL_SHIFT,
	.recalc		= &followparent_recalc,
};

/* CORE 96M FCLK-derived clocks */

static struct clk core_96m_fck = {
	.name		= "core_96m_fck",
1377
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1378
	.parent		= &omap_96m_fck,
1379
	.flags		= RATE_PROPAGATES,
1380
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1381 1382 1383 1384 1385
	.recalc		= &followparent_recalc,
};

static struct clk mmchs3_fck = {
	.name		= "mmchs_fck",
1386
	.ops		= &clkops_omap2_dflt_wait,
1387
	.id		= 2,
P
Paul Walmsley 已提交
1388 1389 1390
	.parent		= &core_96m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430ES2_EN_MMC3_SHIFT,
1391
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1392 1393 1394 1395 1396
	.recalc		= &followparent_recalc,
};

static struct clk mmchs2_fck = {
	.name		= "mmchs_fck",
1397
	.ops		= &clkops_omap2_dflt_wait,
1398
	.id		= 1,
P
Paul Walmsley 已提交
1399 1400 1401
	.parent		= &core_96m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MMC2_SHIFT,
1402
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1403 1404 1405 1406 1407
	.recalc		= &followparent_recalc,
};

static struct clk mspro_fck = {
	.name		= "mspro_fck",
1408
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1409 1410 1411
	.parent		= &core_96m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MSPRO_SHIFT,
1412
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1413 1414 1415 1416 1417
	.recalc		= &followparent_recalc,
};

static struct clk mmchs1_fck = {
	.name		= "mmchs_fck",
1418
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1419 1420 1421
	.parent		= &core_96m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MMC1_SHIFT,
1422
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1423 1424 1425 1426 1427
	.recalc		= &followparent_recalc,
};

static struct clk i2c3_fck = {
	.name		= "i2c_fck",
1428
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1429 1430 1431 1432
	.id		= 3,
	.parent		= &core_96m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_I2C3_SHIFT,
1433
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1434 1435 1436 1437 1438
	.recalc		= &followparent_recalc,
};

static struct clk i2c2_fck = {
	.name		= "i2c_fck",
1439
	.ops		= &clkops_omap2_dflt_wait,
1440
	.id		= 2,
P
Paul Walmsley 已提交
1441 1442 1443
	.parent		= &core_96m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_I2C2_SHIFT,
1444
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1445 1446 1447 1448 1449
	.recalc		= &followparent_recalc,
};

static struct clk i2c1_fck = {
	.name		= "i2c_fck",
1450
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1451 1452 1453 1454
	.id		= 1,
	.parent		= &core_96m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_I2C1_SHIFT,
1455
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479
	.recalc		= &followparent_recalc,
};

/*
 * MCBSP 1 & 5 get their 96MHz clock from core_96m_fck;
 * MCBSP 2, 3, 4 get their 96MHz clock from per_96m_fck.
 */
static const struct clksel_rate common_mcbsp_96m_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel_rate common_mcbsp_mcbsp_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 }
};

static const struct clksel mcbsp_15_clksel[] = {
	{ .parent = &core_96m_fck, .rates = common_mcbsp_96m_rates },
	{ .parent = &mcbsp_clks,   .rates = common_mcbsp_mcbsp_rates },
	{ .parent = NULL }
};

static struct clk mcbsp5_fck = {
1480
	.name		= "mcbsp_fck",
1481
	.ops		= &clkops_omap2_dflt_wait,
1482
	.id		= 5,
P
Paul Walmsley 已提交
1483 1484 1485 1486 1487 1488
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MCBSP5_SHIFT,
	.clksel_reg	= OMAP343X_CTRL_REGADDR(OMAP343X_CONTROL_DEVCONF1),
	.clksel_mask	= OMAP2_MCBSP5_CLKS_MASK,
	.clksel		= mcbsp_15_clksel,
1489
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1490 1491 1492 1493
	.recalc		= &omap2_clksel_recalc,
};

static struct clk mcbsp1_fck = {
1494
	.name		= "mcbsp_fck",
1495
	.ops		= &clkops_omap2_dflt_wait,
1496
	.id		= 1,
P
Paul Walmsley 已提交
1497 1498 1499 1500 1501 1502
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MCBSP1_SHIFT,
	.clksel_reg	= OMAP343X_CTRL_REGADDR(OMAP2_CONTROL_DEVCONF0),
	.clksel_mask	= OMAP2_MCBSP1_CLKS_MASK,
	.clksel		= mcbsp_15_clksel,
1503
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1504 1505 1506 1507 1508 1509 1510
	.recalc		= &omap2_clksel_recalc,
};

/* CORE_48M_FCK-derived clocks */

static struct clk core_48m_fck = {
	.name		= "core_48m_fck",
1511
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1512
	.parent		= &omap_48m_fck,
1513
	.flags		= RATE_PROPAGATES,
1514
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1515 1516 1517 1518 1519
	.recalc		= &followparent_recalc,
};

static struct clk mcspi4_fck = {
	.name		= "mcspi_fck",
1520
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1521 1522 1523 1524 1525 1526 1527 1528 1529
	.id		= 4,
	.parent		= &core_48m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MCSPI4_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk mcspi3_fck = {
	.name		= "mcspi_fck",
1530
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1531 1532 1533 1534 1535 1536 1537 1538 1539
	.id		= 3,
	.parent		= &core_48m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MCSPI3_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk mcspi2_fck = {
	.name		= "mcspi_fck",
1540
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1541 1542 1543 1544 1545 1546 1547 1548 1549
	.id		= 2,
	.parent		= &core_48m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MCSPI2_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk mcspi1_fck = {
	.name		= "mcspi_fck",
1550
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1551 1552 1553 1554 1555 1556 1557 1558 1559
	.id		= 1,
	.parent		= &core_48m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_MCSPI1_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk uart2_fck = {
	.name		= "uart2_fck",
1560
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1561 1562 1563 1564 1565 1566 1567 1568
	.parent		= &core_48m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_UART2_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk uart1_fck = {
	.name		= "uart1_fck",
1569
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1570 1571 1572 1573 1574 1575 1576 1577
	.parent		= &core_48m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_UART1_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk fshostusb_fck = {
	.name		= "fshostusb_fck",
1578
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1579 1580 1581 1582 1583 1584 1585 1586 1587 1588
	.parent		= &core_48m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430ES1_EN_FSHOSTUSB_SHIFT,
	.recalc		= &followparent_recalc,
};

/* CORE_12M_FCK based clocks */

static struct clk core_12m_fck = {
	.name		= "core_12m_fck",
1589
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1590
	.parent		= &omap_12m_fck,
1591
	.flags		= RATE_PROPAGATES,
1592
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1593 1594 1595 1596 1597
	.recalc		= &followparent_recalc,
};

static struct clk hdq_fck = {
	.name		= "hdq_fck",
1598
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623
	.parent		= &core_12m_fck,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_HDQ_SHIFT,
	.recalc		= &followparent_recalc,
};

/* DPLL3-derived clock */

static const struct clksel_rate ssi_ssr_corex2_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 2, .val = 2, .flags = RATE_IN_343X },
	{ .div = 3, .val = 3, .flags = RATE_IN_343X },
	{ .div = 4, .val = 4, .flags = RATE_IN_343X },
	{ .div = 6, .val = 6, .flags = RATE_IN_343X },
	{ .div = 8, .val = 8, .flags = RATE_IN_343X },
	{ .div = 0 }
};

static const struct clksel ssi_ssr_clksel[] = {
	{ .parent = &corex2_fck, .rates = ssi_ssr_corex2_rates },
	{ .parent = NULL }
};

static struct clk ssi_ssr_fck = {
	.name		= "ssi_ssr_fck",
1624
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
1625 1626 1627 1628 1629 1630
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_FCLKEN1),
	.enable_bit	= OMAP3430_EN_SSI_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_SSI_MASK,
	.clksel		= ssi_ssr_clksel,
1631
	.flags		= RATE_PROPAGATES,
1632
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1633 1634 1635 1636 1637
	.recalc		= &omap2_clksel_recalc,
};

static struct clk ssi_sst_fck = {
	.name		= "ssi_sst_fck",
1638
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1639 1640 1641 1642 1643 1644 1645 1646 1647
	.parent		= &ssi_ssr_fck,
	.fixed_div	= 2,
	.recalc		= &omap2_fixed_divisor_recalc,
};



/* CORE_L3_ICK based clocks */

1648 1649 1650 1651
/*
 * XXX must add clk_enable/clk_disable for these if standard code won't
 * handle it
 */
P
Paul Walmsley 已提交
1652 1653
static struct clk core_l3_ick = {
	.name		= "core_l3_ick",
1654
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1655
	.parent		= &l3_ick,
1656
	.init		= &omap2_init_clk_clkdm,
1657
	.flags		= RATE_PROPAGATES,
1658
	.clkdm_name	= "core_l3_clkdm",
P
Paul Walmsley 已提交
1659 1660 1661 1662 1663
	.recalc		= &followparent_recalc,
};

static struct clk hsotgusb_ick = {
	.name		= "hsotgusb_ick",
1664
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1665 1666 1667
	.parent		= &core_l3_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_HSOTGUSB_SHIFT,
1668
	.clkdm_name	= "core_l3_clkdm",
P
Paul Walmsley 已提交
1669 1670 1671 1672 1673
	.recalc		= &followparent_recalc,
};

static struct clk sdrc_ick = {
	.name		= "sdrc_ick",
1674
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1675 1676 1677
	.parent		= &core_l3_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_SDRC_SHIFT,
1678
	.flags		= ENABLE_ON_INIT,
1679
	.clkdm_name	= "core_l3_clkdm",
P
Paul Walmsley 已提交
1680 1681 1682 1683 1684
	.recalc		= &followparent_recalc,
};

static struct clk gpmc_fck = {
	.name		= "gpmc_fck",
1685
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1686
	.parent		= &core_l3_ick,
1687
	.flags		= ENABLE_ON_INIT, /* huh? */
1688
	.clkdm_name	= "core_l3_clkdm",
P
Paul Walmsley 已提交
1689 1690 1691 1692 1693 1694 1695
	.recalc		= &followparent_recalc,
};

/* SECURITY_L3_ICK based clocks */

static struct clk security_l3_ick = {
	.name		= "security_l3_ick",
1696
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1697
	.parent		= &l3_ick,
1698
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
1699 1700 1701 1702 1703
	.recalc		= &followparent_recalc,
};

static struct clk pka_ick = {
	.name		= "pka_ick",
1704
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1705 1706 1707 1708 1709 1710 1711 1712 1713 1714
	.parent		= &security_l3_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2),
	.enable_bit	= OMAP3430_EN_PKA_SHIFT,
	.recalc		= &followparent_recalc,
};

/* CORE_L4_ICK based clocks */

static struct clk core_l4_ick = {
	.name		= "core_l4_ick",
1715
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
1716
	.parent		= &l4_ick,
1717
	.init		= &omap2_init_clk_clkdm,
1718
	.flags		= RATE_PROPAGATES,
1719
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1720 1721 1722 1723 1724
	.recalc		= &followparent_recalc,
};

static struct clk usbtll_ick = {
	.name		= "usbtll_ick",
1725
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1726 1727 1728
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN3),
	.enable_bit	= OMAP3430ES2_EN_USBTLL_SHIFT,
1729
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1730 1731 1732 1733 1734
	.recalc		= &followparent_recalc,
};

static struct clk mmchs3_ick = {
	.name		= "mmchs_ick",
1735
	.ops		= &clkops_omap2_dflt_wait,
1736
	.id		= 2,
P
Paul Walmsley 已提交
1737 1738 1739
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430ES2_EN_MMC3_SHIFT,
1740
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1741 1742 1743 1744 1745 1746
	.recalc		= &followparent_recalc,
};

/* Intersystem Communication Registers - chassis mode only */
static struct clk icr_ick = {
	.name		= "icr_ick",
1747
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1748 1749 1750
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_ICR_SHIFT,
1751
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1752 1753 1754 1755 1756
	.recalc		= &followparent_recalc,
};

static struct clk aes2_ick = {
	.name		= "aes2_ick",
1757
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1758 1759 1760
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_AES2_SHIFT,
1761
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1762 1763 1764 1765 1766
	.recalc		= &followparent_recalc,
};

static struct clk sha12_ick = {
	.name		= "sha12_ick",
1767
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1768 1769 1770
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_SHA12_SHIFT,
1771
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1772 1773 1774 1775 1776
	.recalc		= &followparent_recalc,
};

static struct clk des2_ick = {
	.name		= "des2_ick",
1777
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1778 1779 1780
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_DES2_SHIFT,
1781
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1782 1783 1784 1785 1786
	.recalc		= &followparent_recalc,
};

static struct clk mmchs2_ick = {
	.name		= "mmchs_ick",
1787
	.ops		= &clkops_omap2_dflt_wait,
1788
	.id		= 1,
P
Paul Walmsley 已提交
1789 1790 1791
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MMC2_SHIFT,
1792
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1793 1794 1795 1796 1797
	.recalc		= &followparent_recalc,
};

static struct clk mmchs1_ick = {
	.name		= "mmchs_ick",
1798
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1799 1800 1801
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MMC1_SHIFT,
1802
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1803 1804 1805 1806 1807
	.recalc		= &followparent_recalc,
};

static struct clk mspro_ick = {
	.name		= "mspro_ick",
1808
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1809 1810 1811
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MSPRO_SHIFT,
1812
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1813 1814 1815 1816 1817
	.recalc		= &followparent_recalc,
};

static struct clk hdq_ick = {
	.name		= "hdq_ick",
1818
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1819 1820 1821
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_HDQ_SHIFT,
1822
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1823 1824 1825 1826 1827
	.recalc		= &followparent_recalc,
};

static struct clk mcspi4_ick = {
	.name		= "mcspi_ick",
1828
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1829 1830 1831 1832
	.id		= 4,
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MCSPI4_SHIFT,
1833
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1834 1835 1836 1837 1838
	.recalc		= &followparent_recalc,
};

static struct clk mcspi3_ick = {
	.name		= "mcspi_ick",
1839
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1840 1841 1842 1843
	.id		= 3,
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MCSPI3_SHIFT,
1844
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1845 1846 1847 1848 1849
	.recalc		= &followparent_recalc,
};

static struct clk mcspi2_ick = {
	.name		= "mcspi_ick",
1850
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1851 1852 1853 1854
	.id		= 2,
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MCSPI2_SHIFT,
1855
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1856 1857 1858 1859 1860
	.recalc		= &followparent_recalc,
};

static struct clk mcspi1_ick = {
	.name		= "mcspi_ick",
1861
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1862 1863 1864 1865
	.id		= 1,
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MCSPI1_SHIFT,
1866
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1867 1868 1869 1870 1871
	.recalc		= &followparent_recalc,
};

static struct clk i2c3_ick = {
	.name		= "i2c_ick",
1872
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1873 1874 1875 1876
	.id		= 3,
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_I2C3_SHIFT,
1877
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1878 1879 1880 1881 1882
	.recalc		= &followparent_recalc,
};

static struct clk i2c2_ick = {
	.name		= "i2c_ick",
1883
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1884 1885 1886 1887
	.id		= 2,
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_I2C2_SHIFT,
1888
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1889 1890 1891 1892 1893
	.recalc		= &followparent_recalc,
};

static struct clk i2c1_ick = {
	.name		= "i2c_ick",
1894
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1895 1896 1897 1898
	.id		= 1,
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_I2C1_SHIFT,
1899
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1900 1901 1902 1903 1904
	.recalc		= &followparent_recalc,
};

static struct clk uart2_ick = {
	.name		= "uart2_ick",
1905
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1906 1907 1908
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_UART2_SHIFT,
1909
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1910 1911 1912 1913 1914
	.recalc		= &followparent_recalc,
};

static struct clk uart1_ick = {
	.name		= "uart1_ick",
1915
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1916 1917 1918
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_UART1_SHIFT,
1919
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1920 1921 1922 1923 1924
	.recalc		= &followparent_recalc,
};

static struct clk gpt11_ick = {
	.name		= "gpt11_ick",
1925
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1926 1927 1928
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_GPT11_SHIFT,
1929
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1930 1931 1932 1933 1934
	.recalc		= &followparent_recalc,
};

static struct clk gpt10_ick = {
	.name		= "gpt10_ick",
1935
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1936 1937 1938
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_GPT10_SHIFT,
1939
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1940 1941 1942 1943
	.recalc		= &followparent_recalc,
};

static struct clk mcbsp5_ick = {
1944
	.name		= "mcbsp_ick",
1945
	.ops		= &clkops_omap2_dflt_wait,
1946
	.id		= 5,
P
Paul Walmsley 已提交
1947 1948 1949
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MCBSP5_SHIFT,
1950
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1951 1952 1953 1954
	.recalc		= &followparent_recalc,
};

static struct clk mcbsp1_ick = {
1955
	.name		= "mcbsp_ick",
1956
	.ops		= &clkops_omap2_dflt_wait,
1957
	.id		= 1,
P
Paul Walmsley 已提交
1958 1959 1960
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MCBSP1_SHIFT,
1961
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1962 1963 1964 1965 1966
	.recalc		= &followparent_recalc,
};

static struct clk fac_ick = {
	.name		= "fac_ick",
1967
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1968 1969 1970
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430ES1_EN_FAC_SHIFT,
1971
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1972 1973 1974 1975 1976
	.recalc		= &followparent_recalc,
};

static struct clk mailboxes_ick = {
	.name		= "mailboxes_ick",
1977
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1978 1979 1980
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_MAILBOXES_SHIFT,
1981
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
1982 1983 1984 1985 1986
	.recalc		= &followparent_recalc,
};

static struct clk omapctrl_ick = {
	.name		= "omapctrl_ick",
1987
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
1988 1989 1990
	.parent		= &core_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_OMAPCTRL_SHIFT,
1991
	.flags		= ENABLE_ON_INIT,
P
Paul Walmsley 已提交
1992 1993 1994 1995 1996 1997 1998
	.recalc		= &followparent_recalc,
};

/* SSI_L4_ICK based clocks */

static struct clk ssi_l4_ick = {
	.name		= "ssi_l4_ick",
1999
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2000
	.parent		= &l4_ick,
2001
	.flags		= RATE_PROPAGATES,
2002
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
2003 2004 2005 2006 2007
	.recalc		= &followparent_recalc,
};

static struct clk ssi_ick = {
	.name		= "ssi_ick",
2008
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
2009 2010 2011
	.parent		= &ssi_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430_EN_SSI_SHIFT,
2012
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025
	.recalc		= &followparent_recalc,
};

/* REVISIT: Technically the TRM claims that this is CORE_CLK based,
 * but l4_ick makes more sense to me */

static const struct clksel usb_l4_clksel[] = {
	{ .parent = &l4_ick, .rates = div2_rates },
	{ .parent = NULL },
};

static struct clk usb_l4_ick = {
	.name		= "usb_l4_ick",
2026
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042
	.parent		= &l4_ick,
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN1),
	.enable_bit	= OMAP3430ES1_EN_FSHOSTUSB_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430ES1_CLKSEL_FSHOSTUSB_MASK,
	.clksel		= usb_l4_clksel,
	.recalc		= &omap2_clksel_recalc,
};

/* XXX MDM_INTC_ICK, SAD2D_ICK ?? */

/* SECURITY_L4_ICK2 based clocks */

static struct clk security_l4_ick2 = {
	.name		= "security_l4_ick2",
2043
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2044
	.parent		= &l4_ick,
2045
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
2046 2047 2048 2049 2050
	.recalc		= &followparent_recalc,
};

static struct clk aes1_ick = {
	.name		= "aes1_ick",
2051
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2052 2053 2054 2055 2056 2057 2058 2059
	.parent		= &security_l4_ick2,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2),
	.enable_bit	= OMAP3430_EN_AES1_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk rng_ick = {
	.name		= "rng_ick",
2060
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2061 2062 2063 2064 2065 2066 2067 2068
	.parent		= &security_l4_ick2,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2),
	.enable_bit	= OMAP3430_EN_RNG_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk sha11_ick = {
	.name		= "sha11_ick",
2069
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2070 2071 2072 2073 2074 2075 2076 2077
	.parent		= &security_l4_ick2,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2),
	.enable_bit	= OMAP3430_EN_SHA11_SHIFT,
	.recalc		= &followparent_recalc,
};

static struct clk des1_ick = {
	.name		= "des1_ick",
2078
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2079 2080 2081 2082 2083 2084 2085
	.parent		= &security_l4_ick2,
	.enable_reg	= OMAP_CM_REGADDR(CORE_MOD, CM_ICLKEN2),
	.enable_bit	= OMAP3430_EN_DES1_SHIFT,
	.recalc		= &followparent_recalc,
};

/* DSS */
2086
static const struct clksel dss1_alwon_fck_clksel[] = {
2087
	{ .parent = &sys_ck,	    .rates = dpll_bypass_rates },
2088 2089 2090
	{ .parent = &dpll4_m4x2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
};
P
Paul Walmsley 已提交
2091 2092 2093

static struct clk dss1_alwon_fck = {
	.name		= "dss1_alwon_fck",
2094
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
2095
	.parent		= &dpll4_m4x2_ck,
2096
	.init		= &omap2_init_clksel_parent,
P
Paul Walmsley 已提交
2097 2098
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_DSS1_SHIFT,
2099
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
2100
	.clksel_mask	= OMAP3430_ST_PERIPH_CLK_MASK,
2101
	.clksel		= dss1_alwon_fck_clksel,
2102
	.clkdm_name	= "dss_clkdm",
2103
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
2104 2105 2106 2107
};

static struct clk dss_tv_fck = {
	.name		= "dss_tv_fck",
2108
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
2109
	.parent		= &omap_54m_fck,
2110
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2111 2112
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_TV_SHIFT,
2113
	.clkdm_name	= "dss_clkdm",
P
Paul Walmsley 已提交
2114 2115 2116 2117 2118
	.recalc		= &followparent_recalc,
};

static struct clk dss_96m_fck = {
	.name		= "dss_96m_fck",
2119
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
2120
	.parent		= &omap_96m_fck,
2121
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2122 2123
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_TV_SHIFT,
2124
	.clkdm_name	= "dss_clkdm",
P
Paul Walmsley 已提交
2125 2126 2127 2128 2129
	.recalc		= &followparent_recalc,
};

static struct clk dss2_alwon_fck = {
	.name		= "dss2_alwon_fck",
2130
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
2131
	.parent		= &sys_ck,
2132
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2133 2134
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_DSS2_SHIFT,
2135
	.clkdm_name	= "dss_clkdm",
P
Paul Walmsley 已提交
2136 2137 2138 2139 2140 2141
	.recalc		= &followparent_recalc,
};

static struct clk dss_ick = {
	/* Handles both L3 and L4 clocks */
	.name		= "dss_ick",
2142
	.ops		= &clkops_omap2_dflt,
P
Paul Walmsley 已提交
2143
	.parent		= &l4_ick,
2144
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2145 2146
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_DSS_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_CM_ICLKEN_DSS_EN_DSS_SHIFT,
2147
	.clkdm_name	= "dss_clkdm",
P
Paul Walmsley 已提交
2148 2149 2150 2151 2152
	.recalc		= &followparent_recalc,
};

/* CAM */

2153
static const struct clksel cam_mclk_clksel[] = {
2154
	{ .parent = &sys_ck,	    .rates = dpll_bypass_rates },
2155 2156 2157 2158
	{ .parent = &dpll4_m5x2_ck, .rates = dpll_locked_rates },
	{ .parent = NULL }
};

P
Paul Walmsley 已提交
2159 2160
static struct clk cam_mclk = {
	.name		= "cam_mclk",
2161
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2162
	.parent		= &dpll4_m5x2_ck,
2163 2164
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(PLL_MOD, CM_IDLEST),
2165
	.clksel_mask	= OMAP3430_ST_PERIPH_CLK_MASK,
2166
	.clksel		= cam_mclk_clksel,
P
Paul Walmsley 已提交
2167 2168
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_CAM_SHIFT,
2169
	.clkdm_name	= "cam_clkdm",
2170
	.recalc		= &omap2_clksel_recalc,
P
Paul Walmsley 已提交
2171 2172
};

2173 2174 2175
static struct clk cam_ick = {
	/* Handles both L3 and L4 clocks */
	.name		= "cam_ick",
2176
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2177
	.parent		= &l4_ick,
2178
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2179 2180
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_CAM_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_CAM_SHIFT,
2181
	.clkdm_name	= "cam_clkdm",
P
Paul Walmsley 已提交
2182 2183 2184 2185 2186 2187 2188
	.recalc		= &followparent_recalc,
};

/* USBHOST - 3430ES2 only */

static struct clk usbhost_120m_fck = {
	.name		= "usbhost_120m_fck",
2189
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2190
	.parent		= &omap_120m_fck,
2191
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2192 2193
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430ES2_USBHOST_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430ES2_EN_USBHOST2_SHIFT,
2194
	.clkdm_name	= "usbhost_clkdm",
P
Paul Walmsley 已提交
2195 2196 2197 2198 2199
	.recalc		= &followparent_recalc,
};

static struct clk usbhost_48m_fck = {
	.name		= "usbhost_48m_fck",
2200
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2201
	.parent		= &omap_48m_fck,
2202
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2203 2204
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430ES2_USBHOST_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430ES2_EN_USBHOST1_SHIFT,
2205
	.clkdm_name	= "usbhost_clkdm",
P
Paul Walmsley 已提交
2206 2207 2208
	.recalc		= &followparent_recalc,
};

2209 2210 2211
static struct clk usbhost_ick = {
	/* Handles both L3 and L4 clocks */
	.name		= "usbhost_ick",
2212
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2213
	.parent		= &l4_ick,
2214
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2215 2216
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430ES2_USBHOST_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430ES2_EN_USBHOST_SHIFT,
2217
	.clkdm_name	= "usbhost_clkdm",
P
Paul Walmsley 已提交
2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248
	.recalc		= &followparent_recalc,
};

/* WKUP */

static const struct clksel_rate usim_96m_rates[] = {
	{ .div = 2,  .val = 3, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 4,  .val = 4, .flags = RATE_IN_343X },
	{ .div = 8,  .val = 5, .flags = RATE_IN_343X },
	{ .div = 10, .val = 6, .flags = RATE_IN_343X },
	{ .div = 0 },
};

static const struct clksel_rate usim_120m_rates[] = {
	{ .div = 4,  .val = 7,	.flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 8,  .val = 8,	.flags = RATE_IN_343X },
	{ .div = 16, .val = 9,	.flags = RATE_IN_343X },
	{ .div = 20, .val = 10, .flags = RATE_IN_343X },
	{ .div = 0 },
};

static const struct clksel usim_clksel[] = {
	{ .parent = &omap_96m_fck,	.rates = usim_96m_rates },
	{ .parent = &omap_120m_fck,	.rates = usim_120m_rates },
	{ .parent = &sys_ck,		.rates = div2_rates },
	{ .parent = NULL },
};

/* 3430ES2 only */
static struct clk usim_fck = {
	.name		= "usim_fck",
2249
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2250 2251 2252 2253 2254 2255 2256 2257 2258
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430ES2_EN_USIMOCP_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430ES2_CLKSEL_USIMOCP_MASK,
	.clksel		= usim_clksel,
	.recalc		= &omap2_clksel_recalc,
};

2259
/* XXX should gpt1's clksel have wkup_32k_fck as the 32k opt? */
P
Paul Walmsley 已提交
2260 2261
static struct clk gpt1_fck = {
	.name		= "gpt1_fck",
2262
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2263 2264 2265 2266 2267 2268
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT1_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT1_MASK,
	.clksel		= omap343x_gpt_clksel,
2269
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2270 2271 2272 2273 2274
	.recalc		= &omap2_clksel_recalc,
};

static struct clk wkup_32k_fck = {
	.name		= "wkup_32k_fck",
2275
	.ops		= &clkops_null,
2276
	.init		= &omap2_init_clk_clkdm,
P
Paul Walmsley 已提交
2277
	.parent		= &omap_32k_fck,
2278
	.flags		= RATE_PROPAGATES,
2279
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2280 2281 2282
	.recalc		= &followparent_recalc,
};

2283 2284
static struct clk gpio1_dbck = {
	.name		= "gpio1_dbck",
2285
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2286 2287 2288
	.parent		= &wkup_32k_fck,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPIO1_SHIFT,
2289
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2290 2291 2292 2293 2294
	.recalc		= &followparent_recalc,
};

static struct clk wdt2_fck = {
	.name		= "wdt2_fck",
2295
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2296 2297 2298
	.parent		= &wkup_32k_fck,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_WDT2_SHIFT,
2299
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2300 2301 2302 2303 2304
	.recalc		= &followparent_recalc,
};

static struct clk wkup_l4_ick = {
	.name		= "wkup_l4_ick",
2305
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2306
	.parent		= &sys_ck,
2307
	.flags		= RATE_PROPAGATES,
2308
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2309 2310 2311 2312 2313 2314 2315
	.recalc		= &followparent_recalc,
};

/* 3430ES2 only */
/* Never specifically named in the TRM, so we have to infer a likely name */
static struct clk usim_ick = {
	.name		= "usim_ick",
2316
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2317 2318 2319
	.parent		= &wkup_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430ES2_EN_USIMOCP_SHIFT,
2320
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2321 2322 2323 2324 2325
	.recalc		= &followparent_recalc,
};

static struct clk wdt2_ick = {
	.name		= "wdt2_ick",
2326
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2327 2328 2329
	.parent		= &wkup_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_WDT2_SHIFT,
2330
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2331 2332 2333 2334 2335
	.recalc		= &followparent_recalc,
};

static struct clk wdt1_ick = {
	.name		= "wdt1_ick",
2336
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2337 2338 2339
	.parent		= &wkup_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_WDT1_SHIFT,
2340
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2341 2342 2343 2344 2345
	.recalc		= &followparent_recalc,
};

static struct clk gpio1_ick = {
	.name		= "gpio1_ick",
2346
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2347 2348 2349
	.parent		= &wkup_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPIO1_SHIFT,
2350
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2351 2352 2353 2354 2355
	.recalc		= &followparent_recalc,
};

static struct clk omap_32ksync_ick = {
	.name		= "omap_32ksync_ick",
2356
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2357 2358 2359
	.parent		= &wkup_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_32KSYNC_SHIFT,
2360
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2361 2362 2363
	.recalc		= &followparent_recalc,
};

2364
/* XXX This clock no longer exists in 3430 TRM rev F */
P
Paul Walmsley 已提交
2365 2366
static struct clk gpt12_ick = {
	.name		= "gpt12_ick",
2367
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2368 2369 2370
	.parent		= &wkup_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT12_SHIFT,
2371
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2372 2373 2374 2375 2376
	.recalc		= &followparent_recalc,
};

static struct clk gpt1_ick = {
	.name		= "gpt1_ick",
2377
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2378 2379 2380
	.parent		= &wkup_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT1_SHIFT,
2381
	.clkdm_name	= "wkup_clkdm",
P
Paul Walmsley 已提交
2382 2383 2384 2385 2386 2387 2388 2389 2390
	.recalc		= &followparent_recalc,
};



/* PER clock domain */

static struct clk per_96m_fck = {
	.name		= "per_96m_fck",
2391
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2392
	.parent		= &omap_96m_alwon_fck,
2393
	.init		= &omap2_init_clk_clkdm,
2394
	.flags		= RATE_PROPAGATES,
2395
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2396 2397 2398 2399 2400
	.recalc		= &followparent_recalc,
};

static struct clk per_48m_fck = {
	.name		= "per_48m_fck",
2401
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2402
	.parent		= &omap_48m_fck,
2403
	.init		= &omap2_init_clk_clkdm,
2404
	.flags		= RATE_PROPAGATES,
2405
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2406 2407 2408 2409 2410
	.recalc		= &followparent_recalc,
};

static struct clk uart3_fck = {
	.name		= "uart3_fck",
2411
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2412 2413 2414
	.parent		= &per_48m_fck,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_UART3_SHIFT,
2415
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2416 2417 2418 2419 2420
	.recalc		= &followparent_recalc,
};

static struct clk gpt2_fck = {
	.name		= "gpt2_fck",
2421
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2422 2423 2424 2425 2426 2427
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT2_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT2_MASK,
	.clksel		= omap343x_gpt_clksel,
2428
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2429 2430 2431 2432 2433
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt3_fck = {
	.name		= "gpt3_fck",
2434
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2435 2436 2437 2438 2439 2440
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT3_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT3_MASK,
	.clksel		= omap343x_gpt_clksel,
2441
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2442 2443 2444 2445 2446
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt4_fck = {
	.name		= "gpt4_fck",
2447
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2448 2449 2450 2451 2452 2453
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT4_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT4_MASK,
	.clksel		= omap343x_gpt_clksel,
2454
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2455 2456 2457 2458 2459
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt5_fck = {
	.name		= "gpt5_fck",
2460
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2461 2462 2463 2464 2465 2466
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT5_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT5_MASK,
	.clksel		= omap343x_gpt_clksel,
2467
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2468 2469 2470 2471 2472
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt6_fck = {
	.name		= "gpt6_fck",
2473
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2474 2475 2476 2477 2478 2479
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT6_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT6_MASK,
	.clksel		= omap343x_gpt_clksel,
2480
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2481 2482 2483 2484 2485
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt7_fck = {
	.name		= "gpt7_fck",
2486
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2487 2488 2489 2490 2491 2492
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT7_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT7_MASK,
	.clksel		= omap343x_gpt_clksel,
2493
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2494 2495 2496 2497 2498
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt8_fck = {
	.name		= "gpt8_fck",
2499
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2500 2501 2502 2503 2504 2505
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT8_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT8_MASK,
	.clksel		= omap343x_gpt_clksel,
2506
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2507 2508 2509 2510 2511
	.recalc		= &omap2_clksel_recalc,
};

static struct clk gpt9_fck = {
	.name		= "gpt9_fck",
2512
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2513 2514 2515 2516 2517 2518
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_GPT9_SHIFT,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_CLKSEL),
	.clksel_mask	= OMAP3430_CLKSEL_GPT9_MASK,
	.clksel		= omap343x_gpt_clksel,
2519
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2520 2521 2522 2523 2524
	.recalc		= &omap2_clksel_recalc,
};

static struct clk per_32k_alwon_fck = {
	.name		= "per_32k_alwon_fck",
2525
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2526
	.parent		= &omap_32k_fck,
2527
	.clkdm_name	= "per_clkdm",
2528
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
2529 2530 2531
	.recalc		= &followparent_recalc,
};

2532 2533
static struct clk gpio6_dbck = {
	.name		= "gpio6_dbck",
2534
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2535 2536
	.parent		= &per_32k_alwon_fck,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
2537
	.enable_bit	= OMAP3430_EN_GPIO6_SHIFT,
2538
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2539 2540 2541
	.recalc		= &followparent_recalc,
};

2542 2543
static struct clk gpio5_dbck = {
	.name		= "gpio5_dbck",
2544
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2545 2546
	.parent		= &per_32k_alwon_fck,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
2547
	.enable_bit	= OMAP3430_EN_GPIO5_SHIFT,
2548
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2549 2550 2551
	.recalc		= &followparent_recalc,
};

2552 2553
static struct clk gpio4_dbck = {
	.name		= "gpio4_dbck",
2554
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2555 2556
	.parent		= &per_32k_alwon_fck,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
2557
	.enable_bit	= OMAP3430_EN_GPIO4_SHIFT,
2558
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2559 2560 2561
	.recalc		= &followparent_recalc,
};

2562 2563
static struct clk gpio3_dbck = {
	.name		= "gpio3_dbck",
2564
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2565 2566
	.parent		= &per_32k_alwon_fck,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
2567
	.enable_bit	= OMAP3430_EN_GPIO3_SHIFT,
2568
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2569 2570 2571
	.recalc		= &followparent_recalc,
};

2572 2573
static struct clk gpio2_dbck = {
	.name		= "gpio2_dbck",
2574
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2575 2576
	.parent		= &per_32k_alwon_fck,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
2577
	.enable_bit	= OMAP3430_EN_GPIO2_SHIFT,
2578
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2579 2580 2581 2582 2583
	.recalc		= &followparent_recalc,
};

static struct clk wdt3_fck = {
	.name		= "wdt3_fck",
2584
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2585 2586 2587
	.parent		= &per_32k_alwon_fck,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_WDT3_SHIFT,
2588
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2589 2590 2591 2592 2593
	.recalc		= &followparent_recalc,
};

static struct clk per_l4_ick = {
	.name		= "per_l4_ick",
2594
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2595
	.parent		= &l4_ick,
2596
	.flags		= RATE_PROPAGATES,
2597
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2598 2599 2600 2601 2602
	.recalc		= &followparent_recalc,
};

static struct clk gpio6_ick = {
	.name		= "gpio6_ick",
2603
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2604 2605 2606
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPIO6_SHIFT,
2607
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2608 2609 2610 2611 2612
	.recalc		= &followparent_recalc,
};

static struct clk gpio5_ick = {
	.name		= "gpio5_ick",
2613
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2614 2615 2616
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPIO5_SHIFT,
2617
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2618 2619 2620 2621 2622
	.recalc		= &followparent_recalc,
};

static struct clk gpio4_ick = {
	.name		= "gpio4_ick",
2623
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2624 2625 2626
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPIO4_SHIFT,
2627
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2628 2629 2630 2631 2632
	.recalc		= &followparent_recalc,
};

static struct clk gpio3_ick = {
	.name		= "gpio3_ick",
2633
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2634 2635 2636
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPIO3_SHIFT,
2637
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2638 2639 2640 2641 2642
	.recalc		= &followparent_recalc,
};

static struct clk gpio2_ick = {
	.name		= "gpio2_ick",
2643
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2644 2645 2646
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPIO2_SHIFT,
2647
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2648 2649 2650 2651 2652
	.recalc		= &followparent_recalc,
};

static struct clk wdt3_ick = {
	.name		= "wdt3_ick",
2653
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2654 2655 2656
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_WDT3_SHIFT,
2657
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2658 2659 2660 2661 2662
	.recalc		= &followparent_recalc,
};

static struct clk uart3_ick = {
	.name		= "uart3_ick",
2663
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2664 2665 2666
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_UART3_SHIFT,
2667
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2668 2669 2670 2671 2672
	.recalc		= &followparent_recalc,
};

static struct clk gpt9_ick = {
	.name		= "gpt9_ick",
2673
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2674 2675 2676
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT9_SHIFT,
2677
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2678 2679 2680 2681 2682
	.recalc		= &followparent_recalc,
};

static struct clk gpt8_ick = {
	.name		= "gpt8_ick",
2683
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2684 2685 2686
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT8_SHIFT,
2687
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2688 2689 2690 2691 2692
	.recalc		= &followparent_recalc,
};

static struct clk gpt7_ick = {
	.name		= "gpt7_ick",
2693
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2694 2695 2696
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT7_SHIFT,
2697
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2698 2699 2700 2701 2702
	.recalc		= &followparent_recalc,
};

static struct clk gpt6_ick = {
	.name		= "gpt6_ick",
2703
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2704 2705 2706
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT6_SHIFT,
2707
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2708 2709 2710 2711 2712
	.recalc		= &followparent_recalc,
};

static struct clk gpt5_ick = {
	.name		= "gpt5_ick",
2713
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2714 2715 2716
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT5_SHIFT,
2717
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2718 2719 2720 2721 2722
	.recalc		= &followparent_recalc,
};

static struct clk gpt4_ick = {
	.name		= "gpt4_ick",
2723
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2724 2725 2726
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT4_SHIFT,
2727
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2728 2729 2730 2731 2732
	.recalc		= &followparent_recalc,
};

static struct clk gpt3_ick = {
	.name		= "gpt3_ick",
2733
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2734 2735 2736
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT3_SHIFT,
2737
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2738 2739 2740 2741 2742
	.recalc		= &followparent_recalc,
};

static struct clk gpt2_ick = {
	.name		= "gpt2_ick",
2743
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2744 2745 2746
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_GPT2_SHIFT,
2747
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2748 2749 2750 2751
	.recalc		= &followparent_recalc,
};

static struct clk mcbsp2_ick = {
2752
	.name		= "mcbsp_ick",
2753
	.ops		= &clkops_omap2_dflt_wait,
2754
	.id		= 2,
P
Paul Walmsley 已提交
2755 2756 2757
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_MCBSP2_SHIFT,
2758
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2759 2760 2761 2762
	.recalc		= &followparent_recalc,
};

static struct clk mcbsp3_ick = {
2763
	.name		= "mcbsp_ick",
2764
	.ops		= &clkops_omap2_dflt_wait,
2765
	.id		= 3,
P
Paul Walmsley 已提交
2766 2767 2768
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_MCBSP3_SHIFT,
2769
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2770 2771 2772 2773
	.recalc		= &followparent_recalc,
};

static struct clk mcbsp4_ick = {
2774
	.name		= "mcbsp_ick",
2775
	.ops		= &clkops_omap2_dflt_wait,
2776
	.id		= 4,
P
Paul Walmsley 已提交
2777 2778 2779
	.parent		= &per_l4_ick,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_ICLKEN),
	.enable_bit	= OMAP3430_EN_MCBSP4_SHIFT,
2780
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2781 2782 2783 2784 2785
	.recalc		= &followparent_recalc,
};

static const struct clksel mcbsp_234_clksel[] = {
	{ .parent = &per_96m_fck, .rates = common_mcbsp_96m_rates },
2786
	{ .parent = &mcbsp_clks,  .rates = common_mcbsp_mcbsp_rates },
P
Paul Walmsley 已提交
2787 2788 2789 2790
	{ .parent = NULL }
};

static struct clk mcbsp2_fck = {
2791
	.name		= "mcbsp_fck",
2792
	.ops		= &clkops_omap2_dflt_wait,
2793
	.id		= 2,
P
Paul Walmsley 已提交
2794 2795 2796 2797 2798 2799
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_MCBSP2_SHIFT,
	.clksel_reg	= OMAP343X_CTRL_REGADDR(OMAP2_CONTROL_DEVCONF0),
	.clksel_mask	= OMAP2_MCBSP2_CLKS_MASK,
	.clksel		= mcbsp_234_clksel,
2800
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2801 2802 2803 2804
	.recalc		= &omap2_clksel_recalc,
};

static struct clk mcbsp3_fck = {
2805
	.name		= "mcbsp_fck",
2806
	.ops		= &clkops_omap2_dflt_wait,
2807
	.id		= 3,
P
Paul Walmsley 已提交
2808 2809 2810 2811 2812 2813
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_MCBSP3_SHIFT,
	.clksel_reg	= OMAP343X_CTRL_REGADDR(OMAP343X_CONTROL_DEVCONF1),
	.clksel_mask	= OMAP2_MCBSP3_CLKS_MASK,
	.clksel		= mcbsp_234_clksel,
2814
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2815 2816 2817 2818
	.recalc		= &omap2_clksel_recalc,
};

static struct clk mcbsp4_fck = {
2819
	.name		= "mcbsp_fck",
2820
	.ops		= &clkops_omap2_dflt_wait,
2821
	.id		= 4,
P
Paul Walmsley 已提交
2822 2823 2824 2825 2826 2827
	.init		= &omap2_init_clksel_parent,
	.enable_reg	= OMAP_CM_REGADDR(OMAP3430_PER_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_MCBSP4_SHIFT,
	.clksel_reg	= OMAP343X_CTRL_REGADDR(OMAP343X_CONTROL_DEVCONF1),
	.clksel_mask	= OMAP2_MCBSP4_CLKS_MASK,
	.clksel		= mcbsp_234_clksel,
2828
	.clkdm_name	= "per_clkdm",
P
Paul Walmsley 已提交
2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870
	.recalc		= &omap2_clksel_recalc,
};

/* EMU clocks */

/* More information: ARM Cortex-A8 Technical Reference Manual, sect 10.1 */

static const struct clksel_rate emu_src_sys_rates[] = {
	{ .div = 1, .val = 0, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 },
};

static const struct clksel_rate emu_src_core_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 },
};

static const struct clksel_rate emu_src_per_rates[] = {
	{ .div = 1, .val = 2, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 },
};

static const struct clksel_rate emu_src_mpu_rates[] = {
	{ .div = 1, .val = 3, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 0 },
};

static const struct clksel emu_src_clksel[] = {
	{ .parent = &sys_ck,		.rates = emu_src_sys_rates },
	{ .parent = &emu_core_alwon_ck, .rates = emu_src_core_rates },
	{ .parent = &emu_per_alwon_ck,	.rates = emu_src_per_rates },
	{ .parent = &emu_mpu_alwon_ck,	.rates = emu_src_mpu_rates },
	{ .parent = NULL },
};

/*
 * Like the clkout_src clocks, emu_src_clk is a virtual clock, existing only
 * to switch the source of some of the EMU clocks.
 * XXX Are there CLKEN bits for these EMU clks?
 */
static struct clk emu_src_ck = {
	.name		= "emu_src_ck",
2871
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2872 2873 2874 2875
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_MUX_CTRL_MASK,
	.clksel		= emu_src_clksel,
2876
	.flags		= RATE_PROPAGATES,
2877
	.clkdm_name	= "emu_clkdm",
P
Paul Walmsley 已提交
2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel_rate pclk_emu_rates[] = {
	{ .div = 2, .val = 2, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 3, .val = 3, .flags = RATE_IN_343X },
	{ .div = 4, .val = 4, .flags = RATE_IN_343X },
	{ .div = 6, .val = 6, .flags = RATE_IN_343X },
	{ .div = 0 },
};

static const struct clksel pclk_emu_clksel[] = {
	{ .parent = &emu_src_ck, .rates = pclk_emu_rates },
	{ .parent = NULL },
};

static struct clk pclk_fck = {
	.name		= "pclk_fck",
2896
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2897 2898 2899 2900
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_CLKSEL_PCLK_MASK,
	.clksel		= pclk_emu_clksel,
2901
	.flags		= RATE_PROPAGATES,
2902
	.clkdm_name	= "emu_clkdm",
P
Paul Walmsley 已提交
2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel_rate pclkx2_emu_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 2, .val = 2, .flags = RATE_IN_343X },
	{ .div = 3, .val = 3, .flags = RATE_IN_343X },
	{ .div = 0 },
};

static const struct clksel pclkx2_emu_clksel[] = {
	{ .parent = &emu_src_ck, .rates = pclkx2_emu_rates },
	{ .parent = NULL },
};

static struct clk pclkx2_fck = {
	.name		= "pclkx2_fck",
2920
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2921 2922 2923 2924
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_CLKSEL_PCLKX2_MASK,
	.clksel		= pclkx2_emu_clksel,
2925
	.flags		= RATE_PROPAGATES,
2926
	.clkdm_name	= "emu_clkdm",
P
Paul Walmsley 已提交
2927 2928 2929 2930 2931 2932 2933 2934 2935 2936
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel atclk_emu_clksel[] = {
	{ .parent = &emu_src_ck, .rates = div2_rates },
	{ .parent = NULL },
};

static struct clk atclk_fck = {
	.name		= "atclk_fck",
2937
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2938 2939 2940 2941
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_CLKSEL_ATCLK_MASK,
	.clksel		= atclk_emu_clksel,
2942
	.flags		= RATE_PROPAGATES,
2943
	.clkdm_name	= "emu_clkdm",
P
Paul Walmsley 已提交
2944 2945 2946 2947 2948
	.recalc		= &omap2_clksel_recalc,
};

static struct clk traceclk_src_fck = {
	.name		= "traceclk_src_fck",
2949
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2950 2951 2952 2953
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_TRACE_MUX_CTRL_MASK,
	.clksel		= emu_src_clksel,
2954
	.flags		= RATE_PROPAGATES,
2955
	.clkdm_name	= "emu_clkdm",
P
Paul Walmsley 已提交
2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972
	.recalc		= &omap2_clksel_recalc,
};

static const struct clksel_rate traceclk_rates[] = {
	{ .div = 1, .val = 1, .flags = RATE_IN_343X | DEFAULT_RATE },
	{ .div = 2, .val = 2, .flags = RATE_IN_343X },
	{ .div = 4, .val = 4, .flags = RATE_IN_343X },
	{ .div = 0 },
};

static const struct clksel traceclk_clksel[] = {
	{ .parent = &traceclk_src_fck, .rates = traceclk_rates },
	{ .parent = NULL },
};

static struct clk traceclk_fck = {
	.name		= "traceclk_fck",
2973
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
2974 2975 2976 2977
	.init		= &omap2_init_clksel_parent,
	.clksel_reg	= OMAP_CM_REGADDR(OMAP3430_EMU_MOD, CM_CLKSEL1),
	.clksel_mask	= OMAP3430_CLKSEL_TRACECLK_MASK,
	.clksel		= traceclk_clksel,
2978
	.clkdm_name	= "emu_clkdm",
P
Paul Walmsley 已提交
2979 2980 2981 2982 2983 2984 2985 2986
	.recalc		= &omap2_clksel_recalc,
};

/* SR clocks */

/* SmartReflex fclk (VDD1) */
static struct clk sr1_fck = {
	.name		= "sr1_fck",
2987
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2988 2989 2990
	.parent		= &sys_ck,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_SR1_SHIFT,
2991
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
2992 2993 2994 2995 2996 2997
	.recalc		= &followparent_recalc,
};

/* SmartReflex fclk (VDD2) */
static struct clk sr2_fck = {
	.name		= "sr2_fck",
2998
	.ops		= &clkops_omap2_dflt_wait,
P
Paul Walmsley 已提交
2999 3000 3001
	.parent		= &sys_ck,
	.enable_reg	= OMAP_CM_REGADDR(WKUP_MOD, CM_FCLKEN),
	.enable_bit	= OMAP3430_EN_SR2_SHIFT,
3002
	.flags		= RATE_PROPAGATES,
P
Paul Walmsley 已提交
3003 3004 3005 3006 3007
	.recalc		= &followparent_recalc,
};

static struct clk sr_l4_ick = {
	.name		= "sr_l4_ick",
3008
	.ops		= &clkops_null, /* RMK: missing? */
P
Paul Walmsley 已提交
3009
	.parent		= &l4_ick,
3010
	.clkdm_name	= "core_l4_clkdm",
P
Paul Walmsley 已提交
3011 3012 3013 3014 3015
	.recalc		= &followparent_recalc,
};

/* SECURE_32K_FCK clocks */

3016
/* XXX This clock no longer exists in 3430 TRM rev F */
P
Paul Walmsley 已提交
3017 3018
static struct clk gpt12_fck = {
	.name		= "gpt12_fck",
3019
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
3020 3021 3022 3023 3024 3025
	.parent		= &secure_32k_fck,
	.recalc		= &followparent_recalc,
};

static struct clk wdt1_fck = {
	.name		= "wdt1_fck",
3026
	.ops		= &clkops_null,
P
Paul Walmsley 已提交
3027
	.parent		= &secure_32k_fck,
3028
	.recalc		= &followparent_recalc,
P
Paul Walmsley 已提交
3029 3030 3031
};

#endif