radeon_device.c 43.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
/*
 * Copyright 2008 Advanced Micro Devices, Inc.
 * Copyright 2008 Red Hat Inc.
 * Copyright 2009 Jerome Glisse.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Dave Airlie
 *          Alex Deucher
 *          Jerome Glisse
 */
#include <linux/console.h>
29
#include <linux/slab.h>
30 31 32
#include <drm/drmP.h>
#include <drm/drm_crtc_helper.h>
#include <drm/radeon_drm.h>
33
#include <linux/vgaarb.h>
34
#include <linux/vga_switcheroo.h>
35
#include <linux/efi.h>
36 37 38 39
#include "radeon_reg.h"
#include "radeon.h"
#include "atom.h"

40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84
static const char radeon_family_name[][16] = {
	"R100",
	"RV100",
	"RS100",
	"RV200",
	"RS200",
	"R200",
	"RV250",
	"RS300",
	"RV280",
	"R300",
	"R350",
	"RV350",
	"RV380",
	"R420",
	"R423",
	"RV410",
	"RS400",
	"RS480",
	"RS600",
	"RS690",
	"RS740",
	"RV515",
	"R520",
	"RV530",
	"RV560",
	"RV570",
	"R580",
	"R600",
	"RV610",
	"RV630",
	"RV670",
	"RV620",
	"RV635",
	"RS780",
	"RS880",
	"RV770",
	"RV730",
	"RV710",
	"RV740",
	"CEDAR",
	"REDWOOD",
	"JUNIPER",
	"CYPRESS",
	"HEMLOCK",
85
	"PALM",
86 87
	"SUMO",
	"SUMO2",
88 89 90
	"BARTS",
	"TURKS",
	"CAICOS",
91
	"CAYMAN",
92
	"ARUBA",
93 94 95
	"TAHITI",
	"PITCAIRN",
	"VERDE",
A
Alex Deucher 已提交
96
	"OLAND",
97
	"HAINAN",
A
Alex Deucher 已提交
98 99 100
	"BONAIRE",
	"KAVERI",
	"KABINI",
101 102 103
	"LAST",
};

104 105 106 107 108 109
#if defined(CONFIG_VGA_SWITCHEROO)
bool radeon_is_px(void);
#else
static inline bool radeon_is_px(void) { return false; }
#endif

110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145
/**
 * radeon_program_register_sequence - program an array of registers.
 *
 * @rdev: radeon_device pointer
 * @registers: pointer to the register array
 * @array_size: size of the register array
 *
 * Programs an array or registers with and and or masks.
 * This is a helper for setting golden registers.
 */
void radeon_program_register_sequence(struct radeon_device *rdev,
				      const u32 *registers,
				      const u32 array_size)
{
	u32 tmp, reg, and_mask, or_mask;
	int i;

	if (array_size % 3)
		return;

	for (i = 0; i < array_size; i +=3) {
		reg = registers[i + 0];
		and_mask = registers[i + 1];
		or_mask = registers[i + 2];

		if (and_mask == 0xffffffff) {
			tmp = or_mask;
		} else {
			tmp = RREG32(reg);
			tmp &= ~and_mask;
			tmp |= or_mask;
		}
		WREG32(reg, tmp);
	}
}

146 147 148 149 150 151
/**
 * radeon_surface_init - Clear GPU surface registers.
 *
 * @rdev: radeon_device pointer
 *
 * Clear GPU surface registers (r1xx-r5xx).
152
 */
153
void radeon_surface_init(struct radeon_device *rdev)
154 155 156 157 158
{
	/* FIXME: check this out */
	if (rdev->family < CHIP_R600) {
		int i;

159 160 161 162 163
		for (i = 0; i < RADEON_GEM_MAX_SURFACES; i++) {
			if (rdev->surface_regs[i].bo)
				radeon_bo_get_surface_reg(rdev->surface_regs[i].bo);
			else
				radeon_clear_surface_reg(rdev, i);
164
		}
165 166
		/* enable surfaces */
		WREG32(RADEON_SURFACE_CNTL, 0);
167 168 169
	}
}

170 171 172
/*
 * GPU scratch registers helpers function.
 */
173 174 175 176 177 178 179
/**
 * radeon_scratch_init - Init scratch register driver information.
 *
 * @rdev: radeon_device pointer
 *
 * Init CP scratch register driver information (r1xx-r5xx)
 */
180
void radeon_scratch_init(struct radeon_device *rdev)
181 182 183 184 185 186 187 188 189
{
	int i;

	/* FIXME: check this out */
	if (rdev->family < CHIP_R300) {
		rdev->scratch.num_reg = 5;
	} else {
		rdev->scratch.num_reg = 7;
	}
190
	rdev->scratch.reg_base = RADEON_SCRATCH_REG0;
191 192
	for (i = 0; i < rdev->scratch.num_reg; i++) {
		rdev->scratch.free[i] = true;
193
		rdev->scratch.reg[i] = rdev->scratch.reg_base + (i * 4);
194 195 196
	}
}

197 198 199 200 201 202 203 204 205
/**
 * radeon_scratch_get - Allocate a scratch register
 *
 * @rdev: radeon_device pointer
 * @reg: scratch register mmio offset
 *
 * Allocate a CP scratch register for use by the driver (all asics).
 * Returns 0 on success or -EINVAL on failure.
 */
206 207 208 209 210 211 212 213 214 215 216 217 218 219
int radeon_scratch_get(struct radeon_device *rdev, uint32_t *reg)
{
	int i;

	for (i = 0; i < rdev->scratch.num_reg; i++) {
		if (rdev->scratch.free[i]) {
			rdev->scratch.free[i] = false;
			*reg = rdev->scratch.reg[i];
			return 0;
		}
	}
	return -EINVAL;
}

220 221 222 223 224 225 226 227
/**
 * radeon_scratch_free - Free a scratch register
 *
 * @rdev: radeon_device pointer
 * @reg: scratch register mmio offset
 *
 * Free a CP scratch register allocated for use by the driver (all asics)
 */
228 229 230 231 232 233 234 235 236 237 238 239
void radeon_scratch_free(struct radeon_device *rdev, uint32_t reg)
{
	int i;

	for (i = 0; i < rdev->scratch.num_reg; i++) {
		if (rdev->scratch.reg[i] == reg) {
			rdev->scratch.free[i] = true;
			return;
		}
	}
}

240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327
/*
 * GPU doorbell aperture helpers function.
 */
/**
 * radeon_doorbell_init - Init doorbell driver information.
 *
 * @rdev: radeon_device pointer
 *
 * Init doorbell driver information (CIK)
 * Returns 0 on success, error on failure.
 */
int radeon_doorbell_init(struct radeon_device *rdev)
{
	int i;

	/* doorbell bar mapping */
	rdev->doorbell.base = pci_resource_start(rdev->pdev, 2);
	rdev->doorbell.size = pci_resource_len(rdev->pdev, 2);

	/* limit to 4 MB for now */
	if (rdev->doorbell.size > (4 * 1024 * 1024))
		rdev->doorbell.size = 4 * 1024 * 1024;

	rdev->doorbell.ptr = ioremap(rdev->doorbell.base, rdev->doorbell.size);
	if (rdev->doorbell.ptr == NULL) {
		return -ENOMEM;
	}
	DRM_INFO("doorbell mmio base: 0x%08X\n", (uint32_t)rdev->doorbell.base);
	DRM_INFO("doorbell mmio size: %u\n", (unsigned)rdev->doorbell.size);

	rdev->doorbell.num_pages = rdev->doorbell.size / PAGE_SIZE;

	for (i = 0; i < rdev->doorbell.num_pages; i++) {
		rdev->doorbell.free[i] = true;
	}
	return 0;
}

/**
 * radeon_doorbell_fini - Tear down doorbell driver information.
 *
 * @rdev: radeon_device pointer
 *
 * Tear down doorbell driver information (CIK)
 */
void radeon_doorbell_fini(struct radeon_device *rdev)
{
	iounmap(rdev->doorbell.ptr);
	rdev->doorbell.ptr = NULL;
}

/**
 * radeon_doorbell_get - Allocate a doorbell page
 *
 * @rdev: radeon_device pointer
 * @doorbell: doorbell page number
 *
 * Allocate a doorbell page for use by the driver (all asics).
 * Returns 0 on success or -EINVAL on failure.
 */
int radeon_doorbell_get(struct radeon_device *rdev, u32 *doorbell)
{
	int i;

	for (i = 0; i < rdev->doorbell.num_pages; i++) {
		if (rdev->doorbell.free[i]) {
			rdev->doorbell.free[i] = false;
			*doorbell = i;
			return 0;
		}
	}
	return -EINVAL;
}

/**
 * radeon_doorbell_free - Free a doorbell page
 *
 * @rdev: radeon_device pointer
 * @doorbell: doorbell page number
 *
 * Free a doorbell page allocated for use by the driver (all asics)
 */
void radeon_doorbell_free(struct radeon_device *rdev, u32 doorbell)
{
	if (doorbell < rdev->doorbell.num_pages)
		rdev->doorbell.free[doorbell] = true;
}

328 329 330 331 332 333 334 335 336 337 338 339 340 341
/*
 * radeon_wb_*()
 * Writeback is the the method by which the the GPU updates special pages
 * in memory with the status of certain GPU events (fences, ring pointers,
 * etc.).
 */

/**
 * radeon_wb_disable - Disable Writeback
 *
 * @rdev: radeon_device pointer
 *
 * Disables Writeback (all asics).  Used for suspend.
 */
342 343 344 345 346
void radeon_wb_disable(struct radeon_device *rdev)
{
	rdev->wb.enabled = false;
}

347 348 349 350 351 352 353 354
/**
 * radeon_wb_fini - Disable Writeback and free memory
 *
 * @rdev: radeon_device pointer
 *
 * Disables Writeback and frees the Writeback memory (all asics).
 * Used at driver shutdown.
 */
355 356 357 358
void radeon_wb_fini(struct radeon_device *rdev)
{
	radeon_wb_disable(rdev);
	if (rdev->wb.wb_obj) {
359 360 361 362 363
		if (!radeon_bo_reserve(rdev->wb.wb_obj, false)) {
			radeon_bo_kunmap(rdev->wb.wb_obj);
			radeon_bo_unpin(rdev->wb.wb_obj);
			radeon_bo_unreserve(rdev->wb.wb_obj);
		}
364 365 366 367 368 369
		radeon_bo_unref(&rdev->wb.wb_obj);
		rdev->wb.wb = NULL;
		rdev->wb.wb_obj = NULL;
	}
}

370 371 372 373 374 375 376 377 378
/**
 * radeon_wb_init- Init Writeback driver info and allocate memory
 *
 * @rdev: radeon_device pointer
 *
 * Disables Writeback and frees the Writeback memory (all asics).
 * Used at driver startup.
 * Returns 0 on success or an -error on failure.
 */
379 380 381 382 383
int radeon_wb_init(struct radeon_device *rdev)
{
	int r;

	if (rdev->wb.wb_obj == NULL) {
384
		r = radeon_bo_create(rdev, RADEON_GPU_PAGE_SIZE, PAGE_SIZE, true,
385
				     RADEON_GEM_DOMAIN_GTT, NULL, &rdev->wb.wb_obj);
386 387 388 389
		if (r) {
			dev_warn(rdev->dev, "(%d) create WB bo failed\n", r);
			return r;
		}
390 391 392 393 394 395 396 397 398 399 400 401 402 403
		r = radeon_bo_reserve(rdev->wb.wb_obj, false);
		if (unlikely(r != 0)) {
			radeon_wb_fini(rdev);
			return r;
		}
		r = radeon_bo_pin(rdev->wb.wb_obj, RADEON_GEM_DOMAIN_GTT,
				&rdev->wb.gpu_addr);
		if (r) {
			radeon_bo_unreserve(rdev->wb.wb_obj);
			dev_warn(rdev->dev, "(%d) pin WB bo failed\n", r);
			radeon_wb_fini(rdev);
			return r;
		}
		r = radeon_bo_kmap(rdev->wb.wb_obj, (void **)&rdev->wb.wb);
404
		radeon_bo_unreserve(rdev->wb.wb_obj);
405 406 407 408 409
		if (r) {
			dev_warn(rdev->dev, "(%d) map WB bo failed\n", r);
			radeon_wb_fini(rdev);
			return r;
		}
410 411
	}

412 413
	/* clear wb memory */
	memset((char *)rdev->wb.wb, 0, RADEON_GPU_PAGE_SIZE);
414 415
	/* disable event_write fences */
	rdev->wb.use_event = false;
416
	/* disabled via module param */
417
	if (radeon_no_wb == 1) {
418
		rdev->wb.enabled = false;
419
	} else {
420
		if (rdev->flags & RADEON_IS_AGP) {
421 422 423 424
			/* often unreliable on AGP */
			rdev->wb.enabled = false;
		} else if (rdev->family < CHIP_R300) {
			/* often unreliable on pre-r300 */
425
			rdev->wb.enabled = false;
426
		} else {
427
			rdev->wb.enabled = true;
428
			/* event_write fences are only available on r600+ */
429
			if (rdev->family >= CHIP_R600) {
430
				rdev->wb.use_event = true;
431
			}
432
		}
433
	}
434 435
	/* always use writeback/events on NI, APUs */
	if (rdev->family >= CHIP_PALM) {
436 437 438
		rdev->wb.enabled = true;
		rdev->wb.use_event = true;
	}
439 440 441 442 443 444

	dev_info(rdev->dev, "WB %sabled\n", rdev->wb.enabled ? "en" : "dis");

	return 0;
}

445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466
/**
 * radeon_vram_location - try to find VRAM location
 * @rdev: radeon device structure holding all necessary informations
 * @mc: memory controller structure holding memory informations
 * @base: base address at which to put VRAM
 *
 * Function will place try to place VRAM at base address provided
 * as parameter (which is so far either PCI aperture address or
 * for IGP TOM base address).
 *
 * If there is not enough space to fit the unvisible VRAM in the 32bits
 * address space then we limit the VRAM size to the aperture.
 *
 * If we are using AGP and if the AGP aperture doesn't allow us to have
 * room for all the VRAM than we restrict the VRAM to the PCI aperture
 * size and print a warning.
 *
 * This function will never fails, worst case are limiting VRAM.
 *
 * Note: GTT start, end, size should be initialized before calling this
 * function on AGP platform.
 *
L
Lucas De Marchi 已提交
467
 * Note: We don't explicitly enforce VRAM start to be aligned on VRAM size,
468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484
 * this shouldn't be a problem as we are using the PCI aperture as a reference.
 * Otherwise this would be needed for rv280, all r3xx, and all r4xx, but
 * not IGP.
 *
 * Note: we use mc_vram_size as on some board we need to program the mc to
 * cover the whole aperture even if VRAM size is inferior to aperture size
 * Novell bug 204882 + along with lots of ubuntu ones
 *
 * Note: when limiting vram it's safe to overwritte real_vram_size because
 * we are not in case where real_vram_size is inferior to mc_vram_size (ie
 * note afected by bogus hw of Novell bug 204882 + along with lots of ubuntu
 * ones)
 *
 * Note: IGP TOM addr should be the same as the aperture addr, we don't
 * explicitly check for that thought.
 *
 * FIXME: when reducing VRAM size align new size on power of 2.
485
 */
486
void radeon_vram_location(struct radeon_device *rdev, struct radeon_mc *mc, u64 base)
487
{
488 489
	uint64_t limit = (uint64_t)radeon_vram_limit << 20;

490
	mc->vram_start = base;
491
	if (mc->mc_vram_size > (rdev->mc.mc_mask - base + 1)) {
492 493 494 495 496
		dev_warn(rdev->dev, "limiting VRAM to PCI aperture size\n");
		mc->real_vram_size = mc->aper_size;
		mc->mc_vram_size = mc->aper_size;
	}
	mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
497
	if (rdev->flags & RADEON_IS_AGP && mc->vram_end > mc->gtt_start && mc->vram_start <= mc->gtt_end) {
498 499 500 501 502
		dev_warn(rdev->dev, "limiting VRAM to PCI aperture size\n");
		mc->real_vram_size = mc->aper_size;
		mc->mc_vram_size = mc->aper_size;
	}
	mc->vram_end = mc->vram_start + mc->mc_vram_size - 1;
503 504
	if (limit && limit < mc->real_vram_size)
		mc->real_vram_size = limit;
505
	dev_info(rdev->dev, "VRAM: %lluM 0x%016llX - 0x%016llX (%lluM used)\n",
506 507 508
			mc->mc_vram_size >> 20, mc->vram_start,
			mc->vram_end, mc->real_vram_size >> 20);
}
509

510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525
/**
 * radeon_gtt_location - try to find GTT location
 * @rdev: radeon device structure holding all necessary informations
 * @mc: memory controller structure holding memory informations
 *
 * Function will place try to place GTT before or after VRAM.
 *
 * If GTT size is bigger than space left then we ajust GTT size.
 * Thus function will never fails.
 *
 * FIXME: when reducing GTT size align new size on power of 2.
 */
void radeon_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc)
{
	u64 size_af, size_bf;

526
	size_af = ((rdev->mc.mc_mask - mc->vram_end) + mc->gtt_base_align) & ~mc->gtt_base_align;
527
	size_bf = mc->vram_start & ~mc->gtt_base_align;
528 529 530 531
	if (size_bf > size_af) {
		if (mc->gtt_size > size_bf) {
			dev_warn(rdev->dev, "limiting GTT\n");
			mc->gtt_size = size_bf;
532
		}
533
		mc->gtt_start = (mc->vram_start & ~mc->gtt_base_align) - mc->gtt_size;
534
	} else {
535 536 537 538
		if (mc->gtt_size > size_af) {
			dev_warn(rdev->dev, "limiting GTT\n");
			mc->gtt_size = size_af;
		}
539
		mc->gtt_start = (mc->vram_end + 1 + mc->gtt_base_align) & ~mc->gtt_base_align;
540
	}
541
	mc->gtt_end = mc->gtt_start + mc->gtt_size - 1;
542
	dev_info(rdev->dev, "GTT: %lluM 0x%016llX - 0x%016llX\n",
543
			mc->gtt_size >> 20, mc->gtt_start, mc->gtt_end);
544 545 546 547 548
}

/*
 * GPU helpers function.
 */
549 550 551 552 553 554 555 556 557
/**
 * radeon_card_posted - check if the hw has already been initialized
 *
 * @rdev: radeon_device pointer
 *
 * Check if the asic has been initialized (all asics).
 * Used at driver startup.
 * Returns true if initialized or false if not.
 */
558
bool radeon_card_posted(struct radeon_device *rdev)
559 560 561
{
	uint32_t reg;

562
	/* required for EFI mode on macbook2,1 which uses an r5xx asic */
563
	if (efi_enabled(EFI_BOOT) &&
564 565
	    (rdev->pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE) &&
	    (rdev->family < CHIP_R600))
566 567
		return false;

568 569 570
	if (ASIC_IS_NODCE(rdev))
		goto check_memsize;

571
	/* first check CRTCs */
572
	if (ASIC_IS_DCE4(rdev)) {
573 574
		reg = RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC0_REGISTER_OFFSET) |
			RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC1_REGISTER_OFFSET);
575 576 577 578 579 580 581 582
			if (rdev->num_crtc >= 4) {
				reg |= RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC2_REGISTER_OFFSET) |
					RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC3_REGISTER_OFFSET);
			}
			if (rdev->num_crtc >= 6) {
				reg |= RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC4_REGISTER_OFFSET) |
					RREG32(EVERGREEN_CRTC_CONTROL + EVERGREEN_CRTC5_REGISTER_OFFSET);
			}
583 584 585
		if (reg & EVERGREEN_CRTC_MASTER_EN)
			return true;
	} else if (ASIC_IS_AVIVO(rdev)) {
586 587 588 589 590 591 592 593 594 595 596 597 598
		reg = RREG32(AVIVO_D1CRTC_CONTROL) |
		      RREG32(AVIVO_D2CRTC_CONTROL);
		if (reg & AVIVO_CRTC_EN) {
			return true;
		}
	} else {
		reg = RREG32(RADEON_CRTC_GEN_CNTL) |
		      RREG32(RADEON_CRTC2_GEN_CNTL);
		if (reg & RADEON_CRTC_EN) {
			return true;
		}
	}

599
check_memsize:
600 601 602 603 604 605 606 607 608 609 610 611 612
	/* then check MEM_SIZE, in case the crtcs are off */
	if (rdev->family >= CHIP_R600)
		reg = RREG32(R600_CONFIG_MEMSIZE);
	else
		reg = RREG32(RADEON_CONFIG_MEMSIZE);

	if (reg)
		return true;

	return false;

}

613 614 615 616 617 618 619 620
/**
 * radeon_update_bandwidth_info - update display bandwidth params
 *
 * @rdev: radeon_device pointer
 *
 * Used when sclk/mclk are switched or display modes are set.
 * params are used to calculate display watermarks (all asics)
 */
621 622 623
void radeon_update_bandwidth_info(struct radeon_device *rdev)
{
	fixed20_12 a;
624 625
	u32 sclk = rdev->pm.current_sclk;
	u32 mclk = rdev->pm.current_mclk;
626

627 628 629 630 631 632
	/* sclk/mclk in Mhz */
	a.full = dfixed_const(100);
	rdev->pm.sclk.full = dfixed_const(sclk);
	rdev->pm.sclk.full = dfixed_div(rdev->pm.sclk, a);
	rdev->pm.mclk.full = dfixed_const(mclk);
	rdev->pm.mclk.full = dfixed_div(rdev->pm.mclk, a);
633

634
	if (rdev->flags & RADEON_IS_IGP) {
635
		a.full = dfixed_const(16);
636
		/* core_bandwidth = sclk(Mhz) * 16 */
637
		rdev->pm.core_bandwidth.full = dfixed_div(rdev->pm.sclk, a);
638 639 640
	}
}

641 642 643 644 645 646 647 648 649
/**
 * radeon_boot_test_post_card - check and possibly initialize the hw
 *
 * @rdev: radeon_device pointer
 *
 * Check if the asic is initialized and if not, attempt to initialize
 * it (all asics).
 * Returns true if initialized or false if not.
 */
650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667
bool radeon_boot_test_post_card(struct radeon_device *rdev)
{
	if (radeon_card_posted(rdev))
		return true;

	if (rdev->bios) {
		DRM_INFO("GPU not posted. posting now...\n");
		if (rdev->is_atom_bios)
			atom_asic_init(rdev->mode_info.atom_context);
		else
			radeon_combios_asic_init(rdev->ddev);
		return true;
	} else {
		dev_err(rdev->dev, "Card not posted and no BIOS - ignoring\n");
		return false;
	}
}

668 669 670 671 672 673 674 675 676 677
/**
 * radeon_dummy_page_init - init dummy page used by the driver
 *
 * @rdev: radeon_device pointer
 *
 * Allocate the dummy page used by the driver (all asics).
 * This dummy page is used by the driver as a filler for gart entries
 * when pages are taken out of the GART
 * Returns 0 on sucess, -ENOMEM on failure.
 */
678 679
int radeon_dummy_page_init(struct radeon_device *rdev)
{
680 681
	if (rdev->dummy_page.page)
		return 0;
682 683 684 685 686
	rdev->dummy_page.page = alloc_page(GFP_DMA32 | GFP_KERNEL | __GFP_ZERO);
	if (rdev->dummy_page.page == NULL)
		return -ENOMEM;
	rdev->dummy_page.addr = pci_map_page(rdev->pdev, rdev->dummy_page.page,
					0, PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
687 688
	if (pci_dma_mapping_error(rdev->pdev, rdev->dummy_page.addr)) {
		dev_err(&rdev->pdev->dev, "Failed to DMA MAP the dummy page\n");
689 690 691 692 693 694 695
		__free_page(rdev->dummy_page.page);
		rdev->dummy_page.page = NULL;
		return -ENOMEM;
	}
	return 0;
}

696 697 698 699 700 701 702
/**
 * radeon_dummy_page_fini - free dummy page used by the driver
 *
 * @rdev: radeon_device pointer
 *
 * Frees the dummy page used by the driver (all asics).
 */
703 704 705 706 707 708 709 710 711 712
void radeon_dummy_page_fini(struct radeon_device *rdev)
{
	if (rdev->dummy_page.page == NULL)
		return;
	pci_unmap_page(rdev->pdev, rdev->dummy_page.addr,
			PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
	__free_page(rdev->dummy_page.page);
	rdev->dummy_page.page = NULL;
}

713 714

/* ATOM accessor methods */
715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731
/*
 * ATOM is an interpreted byte code stored in tables in the vbios.  The
 * driver registers callbacks to access registers and the interpreter
 * in the driver parses the tables and executes then to program specific
 * actions (set display modes, asic init, etc.).  See radeon_atombios.c,
 * atombios.h, and atom.c
 */

/**
 * cail_pll_read - read PLL register
 *
 * @info: atom card_info pointer
 * @reg: PLL register offset
 *
 * Provides a PLL register accessor for the atom interpreter (r4xx+).
 * Returns the value of the PLL register.
 */
732 733 734 735 736 737 738 739 740
static uint32_t cail_pll_read(struct card_info *info, uint32_t reg)
{
	struct radeon_device *rdev = info->dev->dev_private;
	uint32_t r;

	r = rdev->pll_rreg(rdev, reg);
	return r;
}

741 742 743 744 745 746 747 748 749
/**
 * cail_pll_write - write PLL register
 *
 * @info: atom card_info pointer
 * @reg: PLL register offset
 * @val: value to write to the pll register
 *
 * Provides a PLL register accessor for the atom interpreter (r4xx+).
 */
750 751 752 753 754 755 756
static void cail_pll_write(struct card_info *info, uint32_t reg, uint32_t val)
{
	struct radeon_device *rdev = info->dev->dev_private;

	rdev->pll_wreg(rdev, reg, val);
}

757 758 759 760 761 762 763 764 765
/**
 * cail_mc_read - read MC (Memory Controller) register
 *
 * @info: atom card_info pointer
 * @reg: MC register offset
 *
 * Provides an MC register accessor for the atom interpreter (r4xx+).
 * Returns the value of the MC register.
 */
766 767 768 769 770 771 772 773 774
static uint32_t cail_mc_read(struct card_info *info, uint32_t reg)
{
	struct radeon_device *rdev = info->dev->dev_private;
	uint32_t r;

	r = rdev->mc_rreg(rdev, reg);
	return r;
}

775 776 777 778 779 780 781 782 783
/**
 * cail_mc_write - write MC (Memory Controller) register
 *
 * @info: atom card_info pointer
 * @reg: MC register offset
 * @val: value to write to the pll register
 *
 * Provides a MC register accessor for the atom interpreter (r4xx+).
 */
784 785 786 787 788 789 790
static void cail_mc_write(struct card_info *info, uint32_t reg, uint32_t val)
{
	struct radeon_device *rdev = info->dev->dev_private;

	rdev->mc_wreg(rdev, reg, val);
}

791 792 793 794 795 796 797 798 799
/**
 * cail_reg_write - write MMIO register
 *
 * @info: atom card_info pointer
 * @reg: MMIO register offset
 * @val: value to write to the pll register
 *
 * Provides a MMIO register accessor for the atom interpreter (r4xx+).
 */
800 801 802 803 804 805 806
static void cail_reg_write(struct card_info *info, uint32_t reg, uint32_t val)
{
	struct radeon_device *rdev = info->dev->dev_private;

	WREG32(reg*4, val);
}

807 808 809 810 811 812 813 814 815
/**
 * cail_reg_read - read MMIO register
 *
 * @info: atom card_info pointer
 * @reg: MMIO register offset
 *
 * Provides an MMIO register accessor for the atom interpreter (r4xx+).
 * Returns the value of the MMIO register.
 */
816 817 818 819 820 821 822 823 824
static uint32_t cail_reg_read(struct card_info *info, uint32_t reg)
{
	struct radeon_device *rdev = info->dev->dev_private;
	uint32_t r;

	r = RREG32(reg*4);
	return r;
}

825 826 827 828 829 830 831 832 833
/**
 * cail_ioreg_write - write IO register
 *
 * @info: atom card_info pointer
 * @reg: IO register offset
 * @val: value to write to the pll register
 *
 * Provides a IO register accessor for the atom interpreter (r4xx+).
 */
834 835 836 837 838 839 840
static void cail_ioreg_write(struct card_info *info, uint32_t reg, uint32_t val)
{
	struct radeon_device *rdev = info->dev->dev_private;

	WREG32_IO(reg*4, val);
}

841 842 843 844 845 846 847 848 849
/**
 * cail_ioreg_read - read IO register
 *
 * @info: atom card_info pointer
 * @reg: IO register offset
 *
 * Provides an IO register accessor for the atom interpreter (r4xx+).
 * Returns the value of the IO register.
 */
850 851 852 853 854 855 856 857 858
static uint32_t cail_ioreg_read(struct card_info *info, uint32_t reg)
{
	struct radeon_device *rdev = info->dev->dev_private;
	uint32_t r;

	r = RREG32_IO(reg*4);
	return r;
}

859 860 861 862 863 864 865 866 867 868
/**
 * radeon_atombios_init - init the driver info and callbacks for atombios
 *
 * @rdev: radeon_device pointer
 *
 * Initializes the driver info and register access callbacks for the
 * ATOM interpreter (r4xx+).
 * Returns 0 on sucess, -ENOMEM on failure.
 * Called at driver startup.
 */
869 870
int radeon_atombios_init(struct radeon_device *rdev)
{
871 872 873 874 875 876 877 878 879 880
	struct card_info *atom_card_info =
	    kzalloc(sizeof(struct card_info), GFP_KERNEL);

	if (!atom_card_info)
		return -ENOMEM;

	rdev->mode_info.atom_card_info = atom_card_info;
	atom_card_info->dev = rdev->ddev;
	atom_card_info->reg_read = cail_reg_read;
	atom_card_info->reg_write = cail_reg_write;
881 882 883 884 885 886 887 888 889
	/* needed for iio ops */
	if (rdev->rio_mem) {
		atom_card_info->ioreg_read = cail_ioreg_read;
		atom_card_info->ioreg_write = cail_ioreg_write;
	} else {
		DRM_ERROR("Unable to find PCI I/O BAR; using MMIO for ATOM IIO\n");
		atom_card_info->ioreg_read = cail_reg_read;
		atom_card_info->ioreg_write = cail_reg_write;
	}
890 891 892 893 894 895
	atom_card_info->mc_read = cail_mc_read;
	atom_card_info->mc_write = cail_mc_write;
	atom_card_info->pll_read = cail_pll_read;
	atom_card_info->pll_write = cail_pll_write;

	rdev->mode_info.atom_context = atom_parse(atom_card_info, rdev->bios);
896 897 898 899 900
	if (!rdev->mode_info.atom_context) {
		radeon_atombios_fini(rdev);
		return -ENOMEM;
	}

901
	mutex_init(&rdev->mode_info.atom_context->mutex);
902
	radeon_atom_initialize_bios_scratch_regs(rdev->ddev);
903
	atom_allocate_fb_scratch(rdev->mode_info.atom_context);
904 905 906
	return 0;
}

907 908 909 910 911 912 913 914 915
/**
 * radeon_atombios_fini - free the driver info and callbacks for atombios
 *
 * @rdev: radeon_device pointer
 *
 * Frees the driver info and register access callbacks for the ATOM
 * interpreter (r4xx+).
 * Called at driver shutdown.
 */
916 917
void radeon_atombios_fini(struct radeon_device *rdev)
{
918 919 920
	if (rdev->mode_info.atom_context) {
		kfree(rdev->mode_info.atom_context->scratch);
	}
921 922
	kfree(rdev->mode_info.atom_context);
	rdev->mode_info.atom_context = NULL;
923
	kfree(rdev->mode_info.atom_card_info);
924
	rdev->mode_info.atom_card_info = NULL;
925 926
}

927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942
/* COMBIOS */
/*
 * COMBIOS is the bios format prior to ATOM. It provides
 * command tables similar to ATOM, but doesn't have a unified
 * parser.  See radeon_combios.c
 */

/**
 * radeon_combios_init - init the driver info for combios
 *
 * @rdev: radeon_device pointer
 *
 * Initializes the driver info for combios (r1xx-r3xx).
 * Returns 0 on sucess.
 * Called at driver startup.
 */
943 944 945 946 947 948
int radeon_combios_init(struct radeon_device *rdev)
{
	radeon_combios_initialize_bios_scratch_regs(rdev->ddev);
	return 0;
}

949 950 951 952 953 954 955 956
/**
 * radeon_combios_fini - free the driver info for combios
 *
 * @rdev: radeon_device pointer
 *
 * Frees the driver info for combios (r1xx-r3xx).
 * Called at driver shutdown.
 */
957 958 959 960
void radeon_combios_fini(struct radeon_device *rdev)
{
}

961 962 963 964 965 966 967 968 969 970
/* if we get transitioned to only one device, take VGA back */
/**
 * radeon_vga_set_decode - enable/disable vga decode
 *
 * @cookie: radeon_device pointer
 * @state: enable/disable vga decode
 *
 * Enable/disable vga decode (all asics).
 * Returns VGA resource flags.
 */
971 972 973 974 975 976 977 978 979 980
static unsigned int radeon_vga_set_decode(void *cookie, bool state)
{
	struct radeon_device *rdev = cookie;
	radeon_vga_set_state(rdev, state);
	if (state)
		return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
		       VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
	else
		return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
}
981

982 983 984 985 986 987 988 989 990 991 992 993 994
/**
 * radeon_check_pot_argument - check that argument is a power of two
 *
 * @arg: value to check
 *
 * Validates that a certain argument is a power of two (all asics).
 * Returns true if argument is valid.
 */
static bool radeon_check_pot_argument(int arg)
{
	return (arg & (arg - 1)) == 0;
}

995 996 997 998 999 1000 1001 1002
/**
 * radeon_check_arguments - validate module params
 *
 * @rdev: radeon_device pointer
 *
 * Validates certain module parameters and updates
 * the associated values used by the driver (all asics).
 */
1003
static void radeon_check_arguments(struct radeon_device *rdev)
1004 1005
{
	/* vramlimit must be a power of two */
1006
	if (!radeon_check_pot_argument(radeon_vram_limit)) {
1007 1008 1009 1010
		dev_warn(rdev->dev, "vram limit (%d) must be a power of 2\n",
				radeon_vram_limit);
		radeon_vram_limit = 0;
	}
1011

1012 1013 1014 1015 1016 1017 1018
	if (radeon_gart_size == -1) {
		/* default to a larger gart size on newer asics */
		if (rdev->family >= CHIP_RV770)
			radeon_gart_size = 1024;
		else
			radeon_gart_size = 512;
	}
1019
	/* gtt size must be power of two and greater or equal to 32M */
1020
	if (radeon_gart_size < 32) {
1021
		dev_warn(rdev->dev, "gart size (%d) too small\n",
1022
				radeon_gart_size);
1023 1024 1025 1026
		if (rdev->family >= CHIP_RV770)
			radeon_gart_size = 1024;
		else
			radeon_gart_size = 512;
1027
	} else if (!radeon_check_pot_argument(radeon_gart_size)) {
1028 1029
		dev_warn(rdev->dev, "gart size (%d) must be a power of 2\n",
				radeon_gart_size);
1030 1031 1032 1033
		if (rdev->family >= CHIP_RV770)
			radeon_gart_size = 1024;
		else
			radeon_gart_size = 512;
1034
	}
1035 1036
	rdev->mc.gtt_size = (uint64_t)radeon_gart_size << 20;

1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053
	/* AGP mode can only be -1, 1, 2, 4, 8 */
	switch (radeon_agpmode) {
	case -1:
	case 0:
	case 1:
	case 2:
	case 4:
	case 8:
		break;
	default:
		dev_warn(rdev->dev, "invalid AGP mode %d (valid mode: "
				"-1, 0, 1, 2, 4, 8)\n", radeon_agpmode);
		radeon_agpmode = 0;
		break;
	}
}

1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072
/**
 * radeon_switcheroo_quirk_long_wakeup - return true if longer d3 delay is
 * needed for waking up.
 *
 * @pdev: pci dev pointer
 */
static bool radeon_switcheroo_quirk_long_wakeup(struct pci_dev *pdev)
{

	/* 6600m in a macbook pro */
	if (pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE &&
	    pdev->subsystem_device == 0x00e2) {
		printk(KERN_INFO "radeon: quirking longer d3 wakeup delay\n");
		return true;
	}

	return false;
}

1073 1074 1075 1076 1077 1078 1079 1080 1081
/**
 * radeon_switcheroo_set_state - set switcheroo state
 *
 * @pdev: pci dev pointer
 * @state: vga switcheroo state
 *
 * Callback for the switcheroo driver.  Suspends or resumes the
 * the asics before or after it is powered up using ACPI methods.
 */
1082 1083 1084
static void radeon_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state)
{
	struct drm_device *dev = pci_get_drvdata(pdev);
1085 1086 1087 1088

	if (radeon_is_px() && state == VGA_SWITCHEROO_OFF)
		return;

1089
	if (state == VGA_SWITCHEROO_ON) {
1090 1091
		unsigned d3_delay = dev->pdev->d3_delay;

1092 1093
		printk(KERN_INFO "radeon: switched on\n");
		/* don't suspend or resume card normally */
1094
		dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
1095 1096 1097 1098

		if (d3_delay < 20 && radeon_switcheroo_quirk_long_wakeup(pdev))
			dev->pdev->d3_delay = 20;

1099
		radeon_resume_kms(dev, true, true);
1100 1101 1102

		dev->pdev->d3_delay = d3_delay;

1103
		dev->switch_power_state = DRM_SWITCH_POWER_ON;
1104
		drm_kms_helper_poll_enable(dev);
1105 1106
	} else {
		printk(KERN_INFO "radeon: switched off\n");
1107
		drm_kms_helper_poll_disable(dev);
1108
		dev->switch_power_state = DRM_SWITCH_POWER_CHANGING;
1109
		radeon_suspend_kms(dev, true, true);
1110
		dev->switch_power_state = DRM_SWITCH_POWER_OFF;
1111 1112 1113
	}
}

1114 1115 1116 1117 1118 1119 1120 1121 1122
/**
 * radeon_switcheroo_can_switch - see if switcheroo state can change
 *
 * @pdev: pci dev pointer
 *
 * Callback for the switcheroo driver.  Check of the switcheroo
 * state can be changed.
 * Returns true if the state can be changed, false if not.
 */
1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133
static bool radeon_switcheroo_can_switch(struct pci_dev *pdev)
{
	struct drm_device *dev = pci_get_drvdata(pdev);
	bool can_switch;

	spin_lock(&dev->count_lock);
	can_switch = (dev->open_count == 0);
	spin_unlock(&dev->count_lock);
	return can_switch;
}

1134 1135 1136 1137 1138
static const struct vga_switcheroo_client_ops radeon_switcheroo_ops = {
	.set_gpu_state = radeon_switcheroo_set_state,
	.reprobe = NULL,
	.can_switch = radeon_switcheroo_can_switch,
};
1139

1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151
/**
 * radeon_device_init - initialize the driver
 *
 * @rdev: radeon_device pointer
 * @pdev: drm dev pointer
 * @pdev: pci dev pointer
 * @flags: driver flags
 *
 * Initializes the driver info and hw (all asics).
 * Returns 0 for success or an error on failure.
 * Called at driver startup.
 */
1152 1153 1154 1155 1156
int radeon_device_init(struct radeon_device *rdev,
		       struct drm_device *ddev,
		       struct pci_dev *pdev,
		       uint32_t flags)
{
1157
	int r, i;
D
Dave Airlie 已提交
1158
	int dma_bits;
1159
	bool runtime = false;
1160 1161

	rdev->shutdown = false;
1162
	rdev->dev = &pdev->dev;
1163 1164 1165 1166 1167 1168
	rdev->ddev = ddev;
	rdev->pdev = pdev;
	rdev->flags = flags;
	rdev->family = flags & RADEON_FAMILY_MASK;
	rdev->is_atom_bios = false;
	rdev->usec_timeout = RADEON_MAX_USEC_TIMEOUT;
1169
	rdev->mc.gtt_size = 512 * 1024 * 1024;
1170
	rdev->accel_working = false;
1171 1172 1173 1174
	/* set up ring ids */
	for (i = 0; i < RADEON_NUM_RINGS; i++) {
		rdev->ring[i].idx = i;
	}
1175

1176 1177 1178
	DRM_INFO("initializing kernel modesetting (%s 0x%04X:0x%04X 0x%04X:0x%04X).\n",
		radeon_family_name[rdev->family], pdev->vendor, pdev->device,
		pdev->subsystem_vendor, pdev->subsystem_device);
1179

1180 1181
	/* mutex initialization are all done here so we
	 * can recall function without having locking issues */
1182
	mutex_init(&rdev->ring_lock);
1183
	mutex_init(&rdev->dc_hw_i2c_mutex);
1184
	atomic_set(&rdev->ih.lock, 0);
1185
	mutex_init(&rdev->gem.mutex);
1186
	mutex_init(&rdev->pm.mutex);
1187
	mutex_init(&rdev->gpu_clock_mutex);
1188
	mutex_init(&rdev->srbm_mutex);
1189
	init_rwsem(&rdev->pm.mclk_lock);
1190
	init_rwsem(&rdev->exclusive_lock);
1191
	init_waitqueue_head(&rdev->irq.vblank_queue);
1192 1193 1194
	r = radeon_gem_init(rdev);
	if (r)
		return r;
1195
	/* initialize vm here */
1196
	mutex_init(&rdev->vm_manager.lock);
1197 1198 1199 1200
	/* Adjust VM size here.
	 * Currently set to 4GB ((1 << 20) 4k pages).
	 * Max GPUVM size for cayman and SI is 40 bits.
	 */
1201 1202
	rdev->vm_manager.max_pfn = 1 << 20;
	INIT_LIST_HEAD(&rdev->vm_manager.lru_vm);
1203

1204 1205
	/* Set asic functions */
	r = radeon_asic_init(rdev);
1206
	if (r)
1207
		return r;
1208
	radeon_check_arguments(rdev);
1209

1210 1211 1212 1213 1214 1215 1216 1217
	/* all of the newer IGP chips have an internal gart
	 * However some rs4xx report as AGP, so remove that here.
	 */
	if ((rdev->family >= CHIP_RS400) &&
	    (rdev->flags & RADEON_IS_IGP)) {
		rdev->flags &= ~RADEON_IS_AGP;
	}

1218
	if (rdev->flags & RADEON_IS_AGP && radeon_agpmode == -1) {
1219
		radeon_agp_disable(rdev);
1220 1221
	}

1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232
	/* Set the internal MC address mask
	 * This is the max address of the GPU's
	 * internal address space.
	 */
	if (rdev->family >= CHIP_CAYMAN)
		rdev->mc.mc_mask = 0xffffffffffULL; /* 40 bit MC */
	else if (rdev->family >= CHIP_CEDAR)
		rdev->mc.mc_mask = 0xfffffffffULL; /* 36 bit MC */
	else
		rdev->mc.mc_mask = 0xffffffffULL; /* 32 bit MC */

D
Dave Airlie 已提交
1233 1234
	/* set DMA mask + need_dma32 flags.
	 * PCIE - can handle 40-bits.
1235
	 * IGP - can handle 40-bits
D
Dave Airlie 已提交
1236
	 * AGP - generally dma32 is safest
1237
	 * PCI - dma32 for legacy pci gart, 40 bits on newer asics
D
Dave Airlie 已提交
1238 1239 1240 1241
	 */
	rdev->need_dma32 = false;
	if (rdev->flags & RADEON_IS_AGP)
		rdev->need_dma32 = true;
1242
	if ((rdev->flags & RADEON_IS_PCI) &&
1243
	    (rdev->family <= CHIP_RS740))
D
Dave Airlie 已提交
1244 1245 1246 1247
		rdev->need_dma32 = true;

	dma_bits = rdev->need_dma32 ? 32 : 40;
	r = pci_set_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits));
1248
	if (r) {
1249
		rdev->need_dma32 = true;
1250
		dma_bits = 32;
1251 1252
		printk(KERN_WARNING "radeon: No suitable DMA available.\n");
	}
1253 1254 1255 1256 1257
	r = pci_set_consistent_dma_mask(rdev->pdev, DMA_BIT_MASK(dma_bits));
	if (r) {
		pci_set_consistent_dma_mask(rdev->pdev, DMA_BIT_MASK(32));
		printk(KERN_WARNING "radeon: No coherent DMA available.\n");
	}
1258 1259 1260

	/* Registers mapping */
	/* TODO: block userspace mapping of io register */
1261
	spin_lock_init(&rdev->mmio_idx_lock);
1262
	spin_lock_init(&rdev->smc_idx_lock);
1263 1264 1265 1266 1267 1268 1269 1270 1271 1272
	spin_lock_init(&rdev->pll_idx_lock);
	spin_lock_init(&rdev->mc_idx_lock);
	spin_lock_init(&rdev->pcie_idx_lock);
	spin_lock_init(&rdev->pciep_idx_lock);
	spin_lock_init(&rdev->pif_idx_lock);
	spin_lock_init(&rdev->cg_idx_lock);
	spin_lock_init(&rdev->uvd_idx_lock);
	spin_lock_init(&rdev->rcu_idx_lock);
	spin_lock_init(&rdev->didt_idx_lock);
	spin_lock_init(&rdev->end_idx_lock);
1273 1274 1275 1276 1277 1278 1279
	if (rdev->family >= CHIP_BONAIRE) {
		rdev->rmmio_base = pci_resource_start(rdev->pdev, 5);
		rdev->rmmio_size = pci_resource_len(rdev->pdev, 5);
	} else {
		rdev->rmmio_base = pci_resource_start(rdev->pdev, 2);
		rdev->rmmio_size = pci_resource_len(rdev->pdev, 2);
	}
1280 1281 1282 1283 1284 1285 1286
	rdev->rmmio = ioremap(rdev->rmmio_base, rdev->rmmio_size);
	if (rdev->rmmio == NULL) {
		return -ENOMEM;
	}
	DRM_INFO("register mmio base: 0x%08X\n", (uint32_t)rdev->rmmio_base);
	DRM_INFO("register mmio size: %u\n", (unsigned)rdev->rmmio_size);

1287 1288 1289 1290
	/* doorbell bar mapping */
	if (rdev->family >= CHIP_BONAIRE)
		radeon_doorbell_init(rdev);

1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301
	/* io port mapping */
	for (i = 0; i < DEVICE_COUNT_RESOURCE; i++) {
		if (pci_resource_flags(rdev->pdev, i) & IORESOURCE_IO) {
			rdev->rio_mem_size = pci_resource_len(rdev->pdev, i);
			rdev->rio_mem = pci_iomap(rdev->pdev, i, rdev->rio_mem_size);
			break;
		}
	}
	if (rdev->rio_mem == NULL)
		DRM_ERROR("Unable to find PCI I/O BAR\n");

1302
	/* if we have > 1 VGA cards, then disable the radeon VGA resources */
1303 1304 1305
	/* this will fail for cards that aren't VGA class devices, just
	 * ignore it */
	vga_client_register(rdev->pdev, rdev, NULL, radeon_vga_set_decode);
1306 1307 1308 1309 1310 1311 1312 1313

	if (radeon_runtime_pm == 1)
		runtime = true;
	if ((radeon_runtime_pm == -1) && radeon_is_px())
		runtime = true;
	vga_switcheroo_register_client(rdev->pdev, &radeon_switcheroo_ops, runtime);
	if (runtime)
		vga_switcheroo_init_domain_pm_ops(rdev->dev, &rdev->vga_pm_domain);
1314

1315
	r = radeon_init(rdev);
1316
	if (r)
1317 1318
		return r;

1319 1320 1321 1322
	r = radeon_ib_ring_tests(rdev);
	if (r)
		DRM_ERROR("ib ring test failed (%d).\n", r);

J
Jerome Glisse 已提交
1323 1324 1325 1326 1327
	r = radeon_gem_debugfs_init(rdev);
	if (r) {
		DRM_ERROR("registering gem debugfs failed (%d).\n", r);
	}

1328 1329 1330 1331
	if (rdev->flags & RADEON_IS_AGP && !rdev->accel_working) {
		/* Acceleration not working on AGP card try again
		 * with fallback to PCI or PCIE GART
		 */
1332
		radeon_asic_reset(rdev);
1333 1334 1335
		radeon_fini(rdev);
		radeon_agp_disable(rdev);
		r = radeon_init(rdev);
1336 1337
		if (r)
			return r;
1338
	}
1339
	if ((radeon_testing & 1)) {
1340 1341 1342 1343
		if (rdev->accel_working)
			radeon_test_moves(rdev);
		else
			DRM_INFO("radeon: acceleration disabled, skipping move tests\n");
1344
	}
1345
	if ((radeon_testing & 2)) {
1346 1347 1348 1349
		if (rdev->accel_working)
			radeon_test_syncing(rdev);
		else
			DRM_INFO("radeon: acceleration disabled, skipping sync tests\n");
1350
	}
1351
	if (radeon_benchmarking) {
1352 1353 1354 1355
		if (rdev->accel_working)
			radeon_benchmark(rdev, radeon_benchmarking);
		else
			DRM_INFO("radeon: acceleration disabled, skipping benchmarks\n");
1356
	}
1357
	return 0;
1358 1359
}

1360 1361
static void radeon_debugfs_remove_files(struct radeon_device *rdev);

1362 1363 1364 1365 1366 1367 1368 1369
/**
 * radeon_device_fini - tear down the driver
 *
 * @rdev: radeon_device pointer
 *
 * Tear down the driver info (all asics).
 * Called at driver shutdown.
 */
1370 1371 1372 1373
void radeon_device_fini(struct radeon_device *rdev)
{
	DRM_INFO("radeon: finishing device.\n");
	rdev->shutdown = true;
1374 1375
	/* evict vram memory */
	radeon_bo_evict_vram(rdev);
1376
	radeon_fini(rdev);
1377
	vga_switcheroo_unregister_client(rdev->pdev);
1378
	vga_client_register(rdev->pdev, NULL, NULL, NULL);
1379 1380
	if (rdev->rio_mem)
		pci_iounmap(rdev->pdev, rdev->rio_mem);
1381
	rdev->rio_mem = NULL;
1382 1383
	iounmap(rdev->rmmio);
	rdev->rmmio = NULL;
1384 1385
	if (rdev->family >= CHIP_BONAIRE)
		radeon_doorbell_fini(rdev);
1386
	radeon_debugfs_remove_files(rdev);
1387 1388 1389 1390 1391 1392
}


/*
 * Suspend & resume.
 */
1393 1394 1395 1396 1397 1398 1399 1400 1401 1402
/**
 * radeon_suspend_kms - initiate device suspend
 *
 * @pdev: drm dev pointer
 * @state: suspend state
 *
 * Puts the hw in the suspend state (all asics).
 * Returns 0 for success or an error on failure.
 * Called at driver suspend.
 */
1403
int radeon_suspend_kms(struct drm_device *dev, bool suspend, bool fbcon)
1404
{
1405
	struct radeon_device *rdev;
1406
	struct drm_crtc *crtc;
1407
	struct drm_connector *connector;
1408
	int i, r;
1409
	bool force_completion = false;
1410

1411
	if (dev == NULL || dev->dev_private == NULL) {
1412 1413
		return -ENODEV;
	}
D
Dave Airlie 已提交
1414

1415 1416
	rdev = dev->dev_private;

1417
	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
1418
		return 0;
1419

1420 1421
	drm_kms_helper_poll_disable(dev);

1422 1423 1424 1425 1426
	/* turn off display hw */
	list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
		drm_helper_connector_dpms(connector, DRM_MODE_DPMS_OFF);
	}

1427 1428 1429
	/* unpin the front buffers */
	list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
		struct radeon_framebuffer *rfb = to_radeon_framebuffer(crtc->fb);
1430
		struct radeon_bo *robj;
1431 1432 1433 1434

		if (rfb == NULL || rfb->obj == NULL) {
			continue;
		}
1435
		robj = gem_to_radeon_bo(rfb->obj);
1436 1437
		/* don't unpin kernel fb objects */
		if (!radeon_fbdev_robj_is_fb(rdev, robj)) {
1438
			r = radeon_bo_reserve(robj, false);
1439
			if (r == 0) {
1440 1441 1442
				radeon_bo_unpin(robj);
				radeon_bo_unreserve(robj);
			}
1443 1444 1445
		}
	}
	/* evict vram memory */
1446
	radeon_bo_evict_vram(rdev);
1447 1448

	mutex_lock(&rdev->ring_lock);
1449
	/* wait for gpu to finish processing current batch */
1450 1451 1452 1453 1454 1455 1456 1457 1458 1459
	for (i = 0; i < RADEON_NUM_RINGS; i++) {
		r = radeon_fence_wait_empty_locked(rdev, i);
		if (r) {
			/* delay GPU reset to resume */
			force_completion = true;
		}
	}
	if (force_completion) {
		radeon_fence_driver_force_completion(rdev);
	}
1460
	mutex_unlock(&rdev->ring_lock);
1461

1462 1463
	radeon_save_bios_scratch_regs(rdev);

1464
	radeon_pm_suspend(rdev);
1465
	radeon_suspend(rdev);
A
Alex Deucher 已提交
1466
	radeon_hpd_fini(rdev);
1467
	/* evict remaining vram memory */
1468
	radeon_bo_evict_vram(rdev);
1469

1470 1471
	radeon_agp_suspend(rdev);

1472
	pci_save_state(dev->pdev);
D
Dave Airlie 已提交
1473
	if (suspend) {
1474 1475 1476 1477
		/* Shut down the device */
		pci_disable_device(dev->pdev);
		pci_set_power_state(dev->pdev, PCI_D3hot);
	}
1478 1479 1480 1481 1482 1483

	if (fbcon) {
		console_lock();
		radeon_fbdev_set_suspend(rdev, 1);
		console_unlock();
	}
1484 1485 1486
	return 0;
}

1487 1488 1489 1490 1491 1492 1493 1494 1495
/**
 * radeon_resume_kms - initiate device resume
 *
 * @pdev: drm dev pointer
 *
 * Bring the hw back to operating state (all asics).
 * Returns 0 for success or an error on failure.
 * Called at driver resume.
 */
1496
int radeon_resume_kms(struct drm_device *dev, bool resume, bool fbcon)
1497
{
1498
	struct drm_connector *connector;
1499
	struct radeon_device *rdev = dev->dev_private;
1500
	int r;
1501

1502
	if (dev->switch_power_state == DRM_SWITCH_POWER_OFF)
1503 1504
		return 0;

1505 1506 1507
	if (fbcon) {
		console_lock();
	}
D
Dave Airlie 已提交
1508 1509 1510 1511
	if (resume) {
		pci_set_power_state(dev->pdev, PCI_D0);
		pci_restore_state(dev->pdev);
		if (pci_enable_device(dev->pdev)) {
1512 1513
			if (fbcon)
				console_unlock();
D
Dave Airlie 已提交
1514 1515
			return -1;
		}
1516
	}
1517 1518
	/* resume AGP if in use */
	radeon_agp_resume(rdev);
1519
	radeon_resume(rdev);
1520 1521 1522 1523 1524

	r = radeon_ib_ring_tests(rdev);
	if (r)
		DRM_ERROR("ib ring test failed (%d).\n", r);

1525
	radeon_pm_resume(rdev);
1526
	radeon_restore_bios_scratch_regs(rdev);
1527

1528 1529 1530 1531 1532
	if (fbcon) {
		radeon_fbdev_set_suspend(rdev, 0);
		console_unlock();
	}
       
1533 1534
	/* init dig PHYs, disp eng pll */
	if (rdev->is_atom_bios) {
1535
		radeon_atom_encoder_init(rdev);
1536
		radeon_atom_disp_eng_pll_init(rdev);
1537 1538 1539 1540 1541 1542 1543
		/* turn on the BL */
		if (rdev->mode_info.bl_encoder) {
			u8 bl_level = radeon_get_backlight_level(rdev,
								 rdev->mode_info.bl_encoder);
			radeon_set_backlight_level(rdev, rdev->mode_info.bl_encoder,
						   bl_level);
		}
1544
	}
A
Alex Deucher 已提交
1545 1546
	/* reset hpd state */
	radeon_hpd_init(rdev);
1547 1548
	/* blat the mode back in */
	drm_helper_resume_force_mode(dev);
1549 1550 1551 1552
	/* turn on display hw */
	list_for_each_entry(connector, &dev->mode_config.connector_list, head) {
		drm_helper_connector_dpms(connector, DRM_MODE_DPMS_ON);
	}
1553 1554

	drm_kms_helper_poll_enable(dev);
1555 1556 1557
	return 0;
}

1558 1559 1560 1561 1562 1563 1564 1565
/**
 * radeon_gpu_reset - reset the asic
 *
 * @rdev: radeon device pointer
 *
 * Attempt the reset the GPU if it has hung (all asics).
 * Returns 0 for success or an error on failure.
 */
1566 1567
int radeon_gpu_reset(struct radeon_device *rdev)
{
1568 1569 1570 1571 1572 1573
	unsigned ring_sizes[RADEON_NUM_RINGS];
	uint32_t *ring_data[RADEON_NUM_RINGS];

	bool saved = false;

	int i, r;
1574
	int resched;
1575

1576
	down_write(&rdev->exclusive_lock);
1577
	radeon_save_bios_scratch_regs(rdev);
1578 1579
	/* block TTM */
	resched = ttm_bo_lock_delayed_workqueue(&rdev->mman.bdev);
1580
	radeon_pm_suspend(rdev);
1581 1582
	radeon_suspend(rdev);

1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593
	for (i = 0; i < RADEON_NUM_RINGS; ++i) {
		ring_sizes[i] = radeon_ring_backup(rdev, &rdev->ring[i],
						   &ring_data[i]);
		if (ring_sizes[i]) {
			saved = true;
			dev_info(rdev->dev, "Saved %d dwords of commands "
				 "on ring %d.\n", ring_sizes[i], i);
		}
	}

retry:
1594 1595
	r = radeon_asic_reset(rdev);
	if (!r) {
1596
		dev_info(rdev->dev, "GPU reset succeeded, trying to resume\n");
1597
		radeon_resume(rdev);
1598
	}
1599

1600
	radeon_restore_bios_scratch_regs(rdev);
1601

1602 1603 1604 1605
	if (!r) {
		for (i = 0; i < RADEON_NUM_RINGS; ++i) {
			radeon_ring_restore(rdev, &rdev->ring[i],
					    ring_sizes[i], ring_data[i]);
1606 1607
			ring_sizes[i] = 0;
			ring_data[i] = NULL;
1608 1609 1610 1611 1612 1613
		}

		r = radeon_ib_ring_tests(rdev);
		if (r) {
			dev_err(rdev->dev, "ib ring test failed (%d).\n", r);
			if (saved) {
1614
				saved = false;
1615 1616 1617 1618 1619
				radeon_suspend(rdev);
				goto retry;
			}
		}
	} else {
1620
		radeon_fence_driver_force_completion(rdev);
1621 1622 1623
		for (i = 0; i < RADEON_NUM_RINGS; ++i) {
			kfree(ring_data[i]);
		}
1624
	}
1625

1626
	radeon_pm_resume(rdev);
1627 1628
	drm_helper_resume_force_mode(rdev->ddev);

1629
	ttm_bo_unlock_delayed_workqueue(&rdev->mman.bdev, resched);
1630 1631 1632 1633 1634
	if (r) {
		/* bad news, how to tell it to userspace ? */
		dev_info(rdev->dev, "GPU reset failed\n");
	}

1635
	up_write(&rdev->exclusive_lock);
1636 1637 1638
	return r;
}

1639 1640 1641 1642 1643 1644 1645 1646 1647 1648

/*
 * Debugfs
 */
int radeon_debugfs_add_files(struct radeon_device *rdev,
			     struct drm_info_list *files,
			     unsigned nfiles)
{
	unsigned i;

1649 1650
	for (i = 0; i < rdev->debugfs_count; i++) {
		if (rdev->debugfs[i].files == files) {
1651 1652 1653 1654
			/* Already registered */
			return 0;
		}
	}
1655

1656
	i = rdev->debugfs_count + 1;
1657 1658 1659 1660
	if (i > RADEON_DEBUGFS_MAX_COMPONENTS) {
		DRM_ERROR("Reached maximum number of debugfs components.\n");
		DRM_ERROR("Report so we increase "
		          "RADEON_DEBUGFS_MAX_COMPONENTS.\n");
1661 1662
		return -EINVAL;
	}
1663 1664 1665
	rdev->debugfs[rdev->debugfs_count].files = files;
	rdev->debugfs[rdev->debugfs_count].num_files = nfiles;
	rdev->debugfs_count = i;
1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676
#if defined(CONFIG_DEBUG_FS)
	drm_debugfs_create_files(files, nfiles,
				 rdev->ddev->control->debugfs_root,
				 rdev->ddev->control);
	drm_debugfs_create_files(files, nfiles,
				 rdev->ddev->primary->debugfs_root,
				 rdev->ddev->primary);
#endif
	return 0;
}

1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692
static void radeon_debugfs_remove_files(struct radeon_device *rdev)
{
#if defined(CONFIG_DEBUG_FS)
	unsigned i;

	for (i = 0; i < rdev->debugfs_count; i++) {
		drm_debugfs_remove_files(rdev->debugfs[i].files,
					 rdev->debugfs[i].num_files,
					 rdev->ddev->control);
		drm_debugfs_remove_files(rdev->debugfs[i].files,
					 rdev->debugfs[i].num_files,
					 rdev->ddev->primary);
	}
#endif
}

1693 1694 1695 1696 1697 1698 1699 1700 1701 1702
#if defined(CONFIG_DEBUG_FS)
int radeon_debugfs_init(struct drm_minor *minor)
{
	return 0;
}

void radeon_debugfs_cleanup(struct drm_minor *minor)
{
}
#endif