i915_gem_context.c 58.6 KB
Newer Older
1
/*
2
 * SPDX-License-Identifier: MIT
3
 *
4
 * Copyright © 2011-2012 Intel Corporation
5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54
 */

/*
 * This file implements HW context support. On gen5+ a HW context consists of an
 * opaque GPU object which is referenced at times of context saves and restores.
 * With RC6 enabled, the context is also referenced as the GPU enters and exists
 * from RC6 (GPU has it's own internal power context, except on gen5). Though
 * something like a context does exist for the media ring, the code only
 * supports contexts for the render ring.
 *
 * In software, there is a distinction between contexts created by the user,
 * and the default HW context. The default HW context is used by GPU clients
 * that do not request setup of their own hardware context. The default
 * context's state is never restored to help prevent programming errors. This
 * would happen if a client ran and piggy-backed off another clients GPU state.
 * The default context only exists to give the GPU some offset to load as the
 * current to invoke a save of the context we actually care about. In fact, the
 * code could likely be constructed, albeit in a more complicated fashion, to
 * never use the default context, though that limits the driver's ability to
 * swap out, and/or destroy other contexts.
 *
 * All other contexts are created as a request by the GPU client. These contexts
 * store GPU state, and thus allow GPU clients to not re-emit state (and
 * potentially query certain state) at any time. The kernel driver makes
 * certain that the appropriate commands are inserted.
 *
 * The context life cycle is semi-complicated in that context BOs may live
 * longer than the context itself because of the way the hardware, and object
 * tracking works. Below is a very crude representation of the state machine
 * describing the context life.
 *                                         refcount     pincount     active
 * S0: initial state                          0            0           0
 * S1: context created                        1            0           0
 * S2: context is currently running           2            1           X
 * S3: GPU referenced, but not current        2            0           1
 * S4: context is current, but destroyed      1            1           0
 * S5: like S3, but destroyed                 1            0           1
 *
 * The most common (but not all) transitions:
 * S0->S1: client creates a context
 * S1->S2: client submits execbuf with context
 * S2->S3: other clients submits execbuf with context
 * S3->S1: context object was retired
 * S3->S2: clients submits another execbuf
 * S2->S4: context destroy called with current context
 * S3->S5->S0: destroy path
 * S4->S5->S0: destroy path on current context
 *
 * There are two confusing terms used above:
 *  The "current context" means the context which is currently running on the
D
Damien Lespiau 已提交
55
 *  GPU. The GPU has loaded its state already and has stored away the gtt
56 57 58 59 60 61 62 63 64 65 66
 *  offset of the BO. The GPU is not actively referencing the data at this
 *  offset, but it will on the next context switch. The only way to avoid this
 *  is to do a GPU reset.
 *
 *  An "active context' is one which was previously the "current context" and is
 *  on the active list waiting for the next context switch to occur. Until this
 *  happens, the object must remain at the same gtt offset. It is therefore
 *  possible to destroy a context, but it is still active.
 *
 */

67
#include <linux/log2.h>
68
#include <linux/nospec.h>
69

70
#include <drm/i915_drm.h>
71

72
#include "gt/intel_engine_heartbeat.h"
73
#include "gt/intel_engine_user.h"
74 75
#include "gt/intel_lrc_reg.h"
#include "gt/intel_ring.h"
76

77
#include "i915_gem_context.h"
78
#include "i915_globals.h"
79
#include "i915_trace.h"
80
#include "i915_user_extensions.h"
81

82 83
#define ALL_L3_SLICES(dev) (1 << NUM_L3_SLICES(dev)) - 1

84
static struct i915_global_gem_context {
85
	struct i915_global base;
86 87 88 89 90 91 92 93 94 95 96 97 98
	struct kmem_cache *slab_luts;
} global;

struct i915_lut_handle *i915_lut_handle_alloc(void)
{
	return kmem_cache_alloc(global.slab_luts, GFP_KERNEL);
}

void i915_lut_handle_free(struct i915_lut_handle *lut)
{
	return kmem_cache_free(global.slab_luts, lut);
}

99
static void lut_close(struct i915_gem_context *ctx)
100
{
101 102 103
	struct radix_tree_iter iter;
	void __rcu **slot;

104
	lockdep_assert_held(&ctx->mutex);
105

106
	rcu_read_lock();
107 108
	radix_tree_for_each_slot(slot, &ctx->handles_vma, &iter, 0) {
		struct i915_vma *vma = rcu_dereference_raw(*slot);
109 110 111 112 113
		struct drm_i915_gem_object *obj = vma->obj;
		struct i915_lut_handle *lut;

		if (!kref_get_unless_zero(&obj->base.refcount))
			continue;
114

115 116 117 118 119
		rcu_read_unlock();
		i915_gem_object_lock(obj);
		list_for_each_entry(lut, &obj->lut_list, obj_link) {
			if (lut->ctx != ctx)
				continue;
120

121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139
			if (lut->handle != iter.index)
				continue;

			list_del(&lut->obj_link);
			break;
		}
		i915_gem_object_unlock(obj);
		rcu_read_lock();

		if (&lut->obj_link != &obj->lut_list) {
			i915_lut_handle_free(lut);
			radix_tree_iter_delete(&ctx->handles_vma, &iter, slot);
			if (atomic_dec_and_test(&vma->open_count) &&
			    !i915_vma_is_ggtt(vma))
				i915_vma_close(vma);
			i915_gem_object_put(obj);
		}

		i915_gem_object_put(obj);
140
	}
141
	rcu_read_unlock();
142 143
}

144
static struct intel_context *
145 146 147 148
lookup_user_engine(struct i915_gem_context *ctx,
		   unsigned long flags,
		   const struct i915_engine_class_instance *ci)
#define LOOKUP_USER_INDEX BIT(0)
149
{
150
	int idx;
151

152
	if (!!(flags & LOOKUP_USER_INDEX) != i915_gem_context_user_engines(ctx))
153 154
		return ERR_PTR(-EINVAL);

155 156 157 158 159 160 161 162 163
	if (!i915_gem_context_user_engines(ctx)) {
		struct intel_engine_cs *engine;

		engine = intel_engine_lookup_user(ctx->i915,
						  ci->engine_class,
						  ci->engine_instance);
		if (!engine)
			return ERR_PTR(-EINVAL);

164
		idx = engine->legacy_idx;
165 166 167 168 169
	} else {
		idx = ci->engine_instance;
	}

	return i915_gem_context_get_engine(ctx, idx);
170 171
}

172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209
static struct i915_address_space *
context_get_vm_rcu(struct i915_gem_context *ctx)
{
	GEM_BUG_ON(!rcu_access_pointer(ctx->vm));

	do {
		struct i915_address_space *vm;

		/*
		 * We do not allow downgrading from full-ppgtt [to a shared
		 * global gtt], so ctx->vm cannot become NULL.
		 */
		vm = rcu_dereference(ctx->vm);
		if (!kref_get_unless_zero(&vm->ref))
			continue;

		/*
		 * This ppgtt may have be reallocated between
		 * the read and the kref, and reassigned to a third
		 * context. In order to avoid inadvertent sharing
		 * of this ppgtt with that third context (and not
		 * src), we have to confirm that we have the same
		 * ppgtt after passing through the strong memory
		 * barrier implied by a successful
		 * kref_get_unless_zero().
		 *
		 * Once we have acquired the current ppgtt of ctx,
		 * we no longer care if it is released from ctx, as
		 * it cannot be reallocated elsewhere.
		 */

		if (vm == rcu_access_pointer(ctx->vm))
			return rcu_pointer_handoff(vm);

		i915_vm_put(vm);
	} while (1);
}

210
static void __free_engines(struct i915_gem_engines *e, unsigned int count)
211
{
212 213 214 215 216 217 218 219 220 221 222 223 224 225
	while (count--) {
		if (!e->engines[count])
			continue;

		intel_context_put(e->engines[count]);
	}
	kfree(e);
}

static void free_engines(struct i915_gem_engines *e)
{
	__free_engines(e, e->num_engines);
}

226
static void free_engines_rcu(struct rcu_head *rcu)
227
{
228
	free_engines(container_of(rcu, struct i915_gem_engines, rcu));
229 230
}

231 232
static struct i915_gem_engines *default_engines(struct i915_gem_context *ctx)
{
233
	const struct intel_gt *gt = &ctx->i915->gt;
234 235 236 237 238 239 240 241
	struct intel_engine_cs *engine;
	struct i915_gem_engines *e;
	enum intel_engine_id id;

	e = kzalloc(struct_size(e, engines, I915_NUM_ENGINES), GFP_KERNEL);
	if (!e)
		return ERR_PTR(-ENOMEM);

242
	init_rcu_head(&e->rcu);
243
	for_each_engine(engine, gt, id) {
244 245
		struct intel_context *ce;

246 247 248 249 250 251
		if (engine->legacy_idx == INVALID_ENGINE)
			continue;

		GEM_BUG_ON(engine->legacy_idx >= I915_NUM_ENGINES);
		GEM_BUG_ON(e->engines[engine->legacy_idx]);

252 253
		ce = intel_context_create(ctx, engine);
		if (IS_ERR(ce)) {
254
			__free_engines(e, e->num_engines + 1);
255 256
			return ERR_CAST(ce);
		}
257

258 259
		e->engines[engine->legacy_idx] = ce;
		e->num_engines = max(e->num_engines, engine->legacy_idx);
260
	}
261
	e->num_engines++;
262 263 264 265 266 267

	return e;
}

static void i915_gem_context_free(struct i915_gem_context *ctx)
{
268
	GEM_BUG_ON(!i915_gem_context_is_closed(ctx));
269

270 271 272 273
	spin_lock(&ctx->i915->gem.contexts.lock);
	list_del(&ctx->link);
	spin_unlock(&ctx->i915->gem.contexts.lock);

274 275
	free_engines(rcu_access_pointer(ctx->engines));
	mutex_destroy(&ctx->engines_mutex);
276

277
	if (ctx->timeline)
278
		intel_timeline_put(ctx->timeline);
279

280
	put_pid(ctx->pid);
281
	mutex_destroy(&ctx->mutex);
282

283
	kfree_rcu(ctx, rcu);
284 285
}

286
static void contexts_free_all(struct llist_node *list)
287
{
288
	struct i915_gem_context *ctx, *cn;
289

290
	llist_for_each_entry_safe(ctx, cn, list, free_link)
291 292 293
		i915_gem_context_free(ctx);
}

294
static void contexts_flush_free(struct i915_gem_contexts *gc)
295
{
296
	contexts_free_all(llist_del_all(&gc->free_list));
297 298
}

299 300
static void contexts_free_worker(struct work_struct *work)
{
301 302
	struct i915_gem_contexts *gc =
		container_of(work, typeof(*gc), free_work);
303

304
	contexts_flush_free(gc);
305 306 307 308 309
}

void i915_gem_context_release(struct kref *ref)
{
	struct i915_gem_context *ctx = container_of(ref, typeof(*ctx), ref);
310
	struct i915_gem_contexts *gc = &ctx->i915->gem.contexts;
311 312

	trace_i915_context_free(ctx);
313 314
	if (llist_add(&ctx->free_link, &gc->free_list))
		schedule_work(&gc->free_work);
315 316
}

317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363
static inline struct i915_gem_engines *
__context_engines_static(const struct i915_gem_context *ctx)
{
	return rcu_dereference_protected(ctx->engines, true);
}

static bool __reset_engine(struct intel_engine_cs *engine)
{
	struct intel_gt *gt = engine->gt;
	bool success = false;

	if (!intel_has_reset_engine(gt))
		return false;

	if (!test_and_set_bit(I915_RESET_ENGINE + engine->id,
			      &gt->reset.flags)) {
		success = intel_engine_reset(engine, NULL) == 0;
		clear_and_wake_up_bit(I915_RESET_ENGINE + engine->id,
				      &gt->reset.flags);
	}

	return success;
}

static void __reset_context(struct i915_gem_context *ctx,
			    struct intel_engine_cs *engine)
{
	intel_gt_handle_error(engine->gt, engine->mask, 0,
			      "context closure in %s", ctx->name);
}

static bool __cancel_engine(struct intel_engine_cs *engine)
{
	/*
	 * Send a "high priority pulse" down the engine to cause the
	 * current request to be momentarily preempted. (If it fails to
	 * be preempted, it will be reset). As we have marked our context
	 * as banned, any incomplete request, including any running, will
	 * be skipped following the preemption.
	 *
	 * If there is no hangchecking (one of the reasons why we try to
	 * cancel the context) and no forced preemption, there may be no
	 * means by which we reset the GPU and evict the persistent hog.
	 * Ergo if we are unable to inject a preemptive pulse that can
	 * kill the banned context, we fallback to doing a local reset
	 * instead.
	 */
364 365
	if (IS_ACTIVE(CONFIG_DRM_I915_PREEMPT_TIMEOUT) &&
	    !intel_engine_pulse(engine))
366 367 368 369 370 371
		return true;

	/* If we are unable to send a pulse, try resetting this engine. */
	return __reset_engine(engine);
}

372
static struct intel_engine_cs *__active_engine(struct i915_request *rq)
373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396
{
	struct intel_engine_cs *engine, *locked;

	/*
	 * Serialise with __i915_request_submit() so that it sees
	 * is-banned?, or we know the request is already inflight.
	 */
	locked = READ_ONCE(rq->engine);
	spin_lock_irq(&locked->active.lock);
	while (unlikely(locked != (engine = READ_ONCE(rq->engine)))) {
		spin_unlock(&locked->active.lock);
		spin_lock(&engine->active.lock);
		locked = engine;
	}

	engine = NULL;
	if (i915_request_is_active(rq) && !rq->fence.error)
		engine = rq->engine;

	spin_unlock_irq(&locked->active.lock);

	return engine;
}

397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419
static struct intel_engine_cs *active_engine(struct intel_context *ce)
{
	struct intel_engine_cs *engine = NULL;
	struct i915_request *rq;

	if (!ce->timeline)
		return NULL;

	rcu_read_lock();
	list_for_each_entry_reverse(rq, &ce->timeline->requests, link) {
		if (i915_request_completed(rq))
			break;

		/* Check with the backend if the request is inflight */
		engine = __active_engine(rq);
		if (engine)
			break;
	}
	rcu_read_unlock();

	return engine;
}

420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443
static void kill_context(struct i915_gem_context *ctx)
{
	struct i915_gem_engines_iter it;
	struct intel_context *ce;

	/*
	 * If we are already banned, it was due to a guilty request causing
	 * a reset and the entire context being evicted from the GPU.
	 */
	if (i915_gem_context_is_banned(ctx))
		return;

	i915_gem_context_set_banned(ctx);

	/*
	 * Map the user's engine back to the actual engines; one virtual
	 * engine will be mapped to multiple engines, and using ctx->engine[]
	 * the same engine may be have multiple instances in the user's map.
	 * However, we only care about pending requests, so only include
	 * engines on which there are incomplete requests.
	 */
	for_each_gem_engine(ce, __context_engines_static(ctx), it) {
		struct intel_engine_cs *engine;

444 445 446 447 448 449 450 451
		/*
		 * Check the current active state of this context; if we
		 * are currently executing on the GPU we need to evict
		 * ourselves. On the other hand, if we haven't yet been
		 * submitted to the GPU or if everything is complete,
		 * we have nothing to do.
		 */
		engine = active_engine(ce);
452 453 454 455 456 457 458 459 460 461 462 463

		/* First attempt to gracefully cancel the context */
		if (engine && !__cancel_engine(engine))
			/*
			 * If we are unable to send a preemptive pulse to bump
			 * the context from the GPU, we have to resort to a full
			 * reset. We hope the collateral damage is worth it.
			 */
			__reset_context(ctx, engine);
	}
}

464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480
static void set_closed_name(struct i915_gem_context *ctx)
{
	char *s;

	/* Replace '[]' with '<>' to indicate closed in debug prints */

	s = strrchr(ctx->name, '[');
	if (!s)
		return;

	*s = '<';

	s = strchr(s + 1, ']');
	if (s)
		*s = '>';
}

481 482
static void context_close(struct i915_gem_context *ctx)
{
483
	struct i915_address_space *vm;
484

485
	i915_gem_context_set_closed(ctx);
486
	set_closed_name(ctx);
487

488 489
	mutex_lock(&ctx->mutex);

490 491 492 493
	vm = i915_gem_context_vm(ctx);
	if (vm)
		i915_vm_close(vm);

494
	ctx->file_priv = ERR_PTR(-EBADF);
495

496 497 498 499 500
	/*
	 * The LUT uses the VMA as a backpointer to unref the object,
	 * so we need to clear the LUT before we close all the VMA (inside
	 * the ppgtt).
	 */
501 502
	lut_close(ctx);

503
	mutex_unlock(&ctx->mutex);
504 505 506 507 508 509 510 511

	/*
	 * If the user has disabled hangchecking, we can not be sure that
	 * the batches will ever complete after the context is closed,
	 * keeping the context and all resources pinned forever. So in this
	 * case we opt to forcibly kill off all remaining requests on
	 * context close.
	 */
512 513
	if (!i915_gem_context_is_persistent(ctx) ||
	    !i915_modparams.enable_hangcheck)
514 515
		kill_context(ctx);

516 517 518
	i915_gem_context_put(ctx);
}

519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544
static int __context_set_persistence(struct i915_gem_context *ctx, bool state)
{
	if (i915_gem_context_is_persistent(ctx) == state)
		return 0;

	if (state) {
		/*
		 * Only contexts that are short-lived [that will expire or be
		 * reset] are allowed to survive past termination. We require
		 * hangcheck to ensure that the persistent requests are healthy.
		 */
		if (!i915_modparams.enable_hangcheck)
			return -EINVAL;

		i915_gem_context_set_persistence(ctx);
	} else {
		/* To cancel a context we use "preempt-to-idle" */
		if (!(ctx->i915->caps.scheduler & I915_SCHEDULER_CAP_PREEMPTION))
			return -ENODEV;

		i915_gem_context_clear_persistence(ctx);
	}

	return 0;
}

545
static struct i915_gem_context *
546
__create_context(struct drm_i915_private *i915)
547
{
548
	struct i915_gem_context *ctx;
549 550
	struct i915_gem_engines *e;
	int err;
551
	int i;
552

553
	ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
554
	if (!ctx)
555
		return ERR_PTR(-ENOMEM);
556

557
	kref_init(&ctx->ref);
558
	ctx->i915 = i915;
559
	ctx->sched.priority = I915_USER_PRIORITY(I915_PRIORITY_NORMAL);
560
	mutex_init(&ctx->mutex);
561

562 563 564 565 566 567 568
	mutex_init(&ctx->engines_mutex);
	e = default_engines(ctx);
	if (IS_ERR(e)) {
		err = PTR_ERR(e);
		goto err_free;
	}
	RCU_INIT_POINTER(ctx->engines, e);
569

570
	INIT_RADIX_TREE(&ctx->handles_vma, GFP_KERNEL);
571

572 573 574
	/* NB: Mark all slices as needing a remap so that when the context first
	 * loads it will restore whatever remap state already exists. If there
	 * is no remap info, it will be a NOP. */
575
	ctx->remap_slice = ALL_L3_SLICES(i915);
576

577
	i915_gem_context_set_bannable(ctx);
578
	i915_gem_context_set_recoverable(ctx);
579
	__context_set_persistence(ctx, true /* cgroup hook? */);
580

581 582 583
	for (i = 0; i < ARRAY_SIZE(ctx->hang_timestamp); i++)
		ctx->hang_timestamp[i] = jiffies - CONTEXT_FAST_HANG_JIFFIES;

584 585 586 587
	spin_lock(&i915->gem.contexts.lock);
	list_add_tail(&ctx->link, &i915->gem.contexts.list);
	spin_unlock(&i915->gem.contexts.lock);

588
	return ctx;
589 590 591 592

err_free:
	kfree(ctx);
	return ERR_PTR(err);
593 594
}

595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613
static void
context_apply_all(struct i915_gem_context *ctx,
		  void (*fn)(struct intel_context *ce, void *data),
		  void *data)
{
	struct i915_gem_engines_iter it;
	struct intel_context *ce;

	for_each_gem_engine(ce, i915_gem_context_lock_engines(ctx), it)
		fn(ce, data);
	i915_gem_context_unlock_engines(ctx);
}

static void __apply_ppgtt(struct intel_context *ce, void *vm)
{
	i915_vm_put(ce->vm);
	ce->vm = i915_vm_get(vm);
}

614 615
static struct i915_address_space *
__set_ppgtt(struct i915_gem_context *ctx, struct i915_address_space *vm)
616
{
617
	struct i915_address_space *old = i915_gem_context_vm(ctx);
618

619 620
	GEM_BUG_ON(old && i915_vm_is_4lvl(vm) != i915_vm_is_4lvl(old));

621
	rcu_assign_pointer(ctx->vm, i915_vm_open(vm));
622
	context_apply_all(ctx, __apply_ppgtt, vm);
623

624 625 626 627
	return old;
}

static void __assign_ppgtt(struct i915_gem_context *ctx,
628
			   struct i915_address_space *vm)
629
{
630
	if (vm == rcu_access_pointer(ctx->vm))
631 632
		return;

633 634
	vm = __set_ppgtt(ctx, vm);
	if (vm)
635
		i915_vm_close(vm);
636 637
}

638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660
static void __set_timeline(struct intel_timeline **dst,
			   struct intel_timeline *src)
{
	struct intel_timeline *old = *dst;

	*dst = src ? intel_timeline_get(src) : NULL;

	if (old)
		intel_timeline_put(old);
}

static void __apply_timeline(struct intel_context *ce, void *timeline)
{
	__set_timeline(&ce->timeline, timeline);
}

static void __assign_timeline(struct i915_gem_context *ctx,
			      struct intel_timeline *timeline)
{
	__set_timeline(&ctx->timeline, timeline);
	context_apply_all(ctx, __apply_timeline, timeline);
}

661
static struct i915_gem_context *
662
i915_gem_create_context(struct drm_i915_private *i915, unsigned int flags)
663
{
664
	struct i915_gem_context *ctx;
665

666
	if (flags & I915_CONTEXT_CREATE_FLAGS_SINGLE_TIMELINE &&
667
	    !HAS_EXECLISTS(i915))
668 669
		return ERR_PTR(-EINVAL);

670 671
	/* Reap the stale contexts */
	contexts_flush_free(&i915->gem.contexts);
672

673
	ctx = __create_context(i915);
674
	if (IS_ERR(ctx))
675
		return ctx;
676

677
	if (HAS_FULL_PPGTT(i915)) {
678
		struct i915_ppgtt *ppgtt;
679

680
		ppgtt = i915_ppgtt_create(i915);
681
		if (IS_ERR(ppgtt)) {
682 683
			DRM_DEBUG_DRIVER("PPGTT setup failed (%ld)\n",
					 PTR_ERR(ppgtt));
684
			context_close(ctx);
685
			return ERR_CAST(ppgtt);
686 687
		}

688
		mutex_lock(&ctx->mutex);
689
		__assign_ppgtt(ctx, &ppgtt->vm);
690 691
		mutex_unlock(&ctx->mutex);

692
		i915_vm_put(&ppgtt->vm);
693
	}
694

695
	if (flags & I915_CONTEXT_CREATE_FLAGS_SINGLE_TIMELINE) {
696
		struct intel_timeline *timeline;
697

698
		timeline = intel_timeline_create(&i915->gt, NULL);
699 700 701 702 703
		if (IS_ERR(timeline)) {
			context_close(ctx);
			return ERR_CAST(timeline);
		}

704 705
		__assign_timeline(ctx, timeline);
		intel_timeline_put(timeline);
706 707
	}

708 709
	trace_i915_context_create(ctx);

710
	return ctx;
711 712
}

713 714 715 716 717 718 719 720 721 722 723 724 725
static void
destroy_kernel_context(struct i915_gem_context **ctxp)
{
	struct i915_gem_context *ctx;

	/* Keep the context ref so that we can free it immediately ourselves */
	ctx = i915_gem_context_get(fetch_and_zero(ctxp));
	GEM_BUG_ON(!i915_gem_context_is_kernel(ctx));

	context_close(ctx);
	i915_gem_context_free(ctx);
}

726 727
struct i915_gem_context *
i915_gem_context_create_kernel(struct drm_i915_private *i915, int prio)
728 729 730
{
	struct i915_gem_context *ctx;

731
	ctx = i915_gem_create_context(i915, 0);
732 733 734 735
	if (IS_ERR(ctx))
		return ctx;

	i915_gem_context_clear_bannable(ctx);
736
	i915_gem_context_set_persistence(ctx);
737
	ctx->sched.priority = I915_USER_PRIORITY(prio);
738 739 740 741 742 743

	GEM_BUG_ON(!i915_gem_context_is_kernel(ctx));

	return ctx;
}

744
static void init_contexts(struct i915_gem_contexts *gc)
745
{
746 747
	spin_lock_init(&gc->lock);
	INIT_LIST_HEAD(&gc->list);
748

749 750
	INIT_WORK(&gc->free_work, contexts_free_worker);
	init_llist_head(&gc->free_list);
751 752
}

753
int i915_gem_init_contexts(struct drm_i915_private *i915)
754
{
755
	struct i915_gem_context *ctx;
756

757
	/* Reassure ourselves we are only called once */
758
	GEM_BUG_ON(i915->kernel_context);
759

760
	init_contexts(&i915->gem.contexts);
761

762
	/* lowest priority; idle task */
763
	ctx = i915_gem_context_create_kernel(i915, I915_PRIORITY_MIN);
764
	if (IS_ERR(ctx)) {
765
		DRM_ERROR("Failed to create default global context\n");
766
		return PTR_ERR(ctx);
767
	}
768
	i915->kernel_context = ctx;
769

770
	DRM_DEBUG_DRIVER("%s context support initialized\n",
771
			 DRIVER_CAPS(i915)->has_logical_contexts ?
772
			 "logical" : "fake");
773
	return 0;
774 775
}

776
void i915_gem_driver_release__contexts(struct drm_i915_private *i915)
777
{
778
	destroy_kernel_context(&i915->kernel_context);
779 780
}

781 782
static int context_idr_cleanup(int id, void *p, void *data)
{
783
	context_close(p);
784
	return 0;
785 786
}

787 788
static int vm_idr_cleanup(int id, void *p, void *data)
{
789
	i915_vm_put(p);
790 791 792
	return 0;
}

793 794 795
static int gem_context_register(struct i915_gem_context *ctx,
				struct drm_i915_file_private *fpriv)
{
796
	struct i915_address_space *vm;
797 798 799
	int ret;

	ctx->file_priv = fpriv;
800 801 802 803 804 805

	mutex_lock(&ctx->mutex);
	vm = i915_gem_context_vm(ctx);
	if (vm)
		WRITE_ONCE(vm->file, fpriv); /* XXX */
	mutex_unlock(&ctx->mutex);
806 807

	ctx->pid = get_task_pid(current, PIDTYPE_PID);
808 809
	snprintf(ctx->name, sizeof(ctx->name), "%s[%d]",
		 current->comm, pid_nr(ctx->pid));
810 811

	/* And finally expose ourselves to userspace via the idr */
812
	mutex_lock(&fpriv->context_idr_lock);
813
	ret = idr_alloc(&fpriv->context_idr, ctx, 0, 0, GFP_KERNEL);
814
	mutex_unlock(&fpriv->context_idr_lock);
815 816
	if (ret >= 0)
		goto out;
817 818

	put_pid(fetch_and_zero(&ctx->pid));
819
out:
820 821 822
	return ret;
}

823 824
int i915_gem_context_open(struct drm_i915_private *i915,
			  struct drm_file *file)
825 826
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
827
	struct i915_gem_context *ctx;
828
	int err;
829

830
	mutex_init(&file_priv->context_idr_lock);
831 832 833 834
	mutex_init(&file_priv->vm_idr_lock);

	idr_init(&file_priv->context_idr);
	idr_init_base(&file_priv->vm_idr, 1);
835

836
	ctx = i915_gem_create_context(i915, 0);
837
	if (IS_ERR(ctx)) {
838 839
		err = PTR_ERR(ctx);
		goto err;
840 841
	}

842
	err = gem_context_register(ctx, file_priv);
843
	if (err < 0)
844 845
		goto err_ctx;

846
	GEM_BUG_ON(i915_gem_context_is_kernel(ctx));
847
	GEM_BUG_ON(err > 0);
848

849
	return 0;
850 851 852

err_ctx:
	context_close(ctx);
853
err:
854
	idr_destroy(&file_priv->vm_idr);
855
	idr_destroy(&file_priv->context_idr);
856 857
	mutex_destroy(&file_priv->vm_idr_lock);
	mutex_destroy(&file_priv->context_idr_lock);
858
	return err;
859 860
}

861
void i915_gem_context_close(struct drm_file *file)
862
{
863
	struct drm_i915_file_private *file_priv = file->driver_priv;
864
	struct drm_i915_private *i915 = file_priv->dev_priv;
865

866
	idr_for_each(&file_priv->context_idr, context_idr_cleanup, NULL);
867
	idr_destroy(&file_priv->context_idr);
868
	mutex_destroy(&file_priv->context_idr_lock);
869 870 871 872

	idr_for_each(&file_priv->vm_idr, vm_idr_cleanup, NULL);
	idr_destroy(&file_priv->vm_idr);
	mutex_destroy(&file_priv->vm_idr_lock);
873 874

	contexts_flush_free(&i915->gem.contexts);
875 876 877 878 879 880 881 882
}

int i915_gem_vm_create_ioctl(struct drm_device *dev, void *data,
			     struct drm_file *file)
{
	struct drm_i915_private *i915 = to_i915(dev);
	struct drm_i915_gem_vm_control *args = data;
	struct drm_i915_file_private *file_priv = file->driver_priv;
883
	struct i915_ppgtt *ppgtt;
884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909
	int err;

	if (!HAS_FULL_PPGTT(i915))
		return -ENODEV;

	if (args->flags)
		return -EINVAL;

	ppgtt = i915_ppgtt_create(i915);
	if (IS_ERR(ppgtt))
		return PTR_ERR(ppgtt);

	ppgtt->vm.file = file_priv;

	if (args->extensions) {
		err = i915_user_extensions(u64_to_user_ptr(args->extensions),
					   NULL, 0,
					   ppgtt);
		if (err)
			goto err_put;
	}

	err = mutex_lock_interruptible(&file_priv->vm_idr_lock);
	if (err)
		goto err_put;

910
	err = idr_alloc(&file_priv->vm_idr, &ppgtt->vm, 0, 0, GFP_KERNEL);
911 912 913
	if (err < 0)
		goto err_unlock;

914
	GEM_BUG_ON(err == 0); /* reserved for invalid/unassigned ppgtt */
915 916 917 918 919 920 921 922 923

	mutex_unlock(&file_priv->vm_idr_lock);

	args->vm_id = err;
	return 0;

err_unlock:
	mutex_unlock(&file_priv->vm_idr_lock);
err_put:
924
	i915_vm_put(&ppgtt->vm);
925 926 927 928 929 930 931 932
	return err;
}

int i915_gem_vm_destroy_ioctl(struct drm_device *dev, void *data,
			      struct drm_file *file)
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct drm_i915_gem_vm_control *args = data;
933
	struct i915_address_space *vm;
934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950
	int err;
	u32 id;

	if (args->flags)
		return -EINVAL;

	if (args->extensions)
		return -EINVAL;

	id = args->vm_id;
	if (!id)
		return -ENOENT;

	err = mutex_lock_interruptible(&file_priv->vm_idr_lock);
	if (err)
		return err;

951
	vm = idr_remove(&file_priv->vm_idr, id);
952 953

	mutex_unlock(&file_priv->vm_idr_lock);
954
	if (!vm)
955 956
		return -ENOENT;

957
	i915_vm_put(vm);
958
	return 0;
959 960
}

961 962 963 964 965 966
struct context_barrier_task {
	struct i915_active base;
	void (*task)(void *data);
	void *data;
};

967
__i915_active_call
968 969 970 971 972 973 974 975 976 977 978
static void cb_retire(struct i915_active *base)
{
	struct context_barrier_task *cb = container_of(base, typeof(*cb), base);

	if (cb->task)
		cb->task(cb->data);

	i915_active_fini(&cb->base);
	kfree(cb);
}

979
I915_SELFTEST_DECLARE(static intel_engine_mask_t context_barrier_inject_fault);
980
static int context_barrier_task(struct i915_gem_context *ctx,
981
				intel_engine_mask_t engines,
982
				bool (*skip)(struct intel_context *ce, void *data),
983
				int (*emit)(struct i915_request *rq, void *data),
984 985 986 987
				void (*task)(void *data),
				void *data)
{
	struct context_barrier_task *cb;
988 989
	struct i915_gem_engines_iter it;
	struct intel_context *ce;
990 991 992 993 994 995 996 997
	int err = 0;

	GEM_BUG_ON(!task);

	cb = kmalloc(sizeof(*cb), GFP_KERNEL);
	if (!cb)
		return -ENOMEM;

998
	i915_active_init(&cb->base, NULL, cb_retire);
999 1000 1001 1002 1003
	err = i915_active_acquire(&cb->base);
	if (err) {
		kfree(cb);
		return err;
	}
1004

1005
	for_each_gem_engine(ce, i915_gem_context_lock_engines(ctx), it) {
1006 1007 1008
		struct i915_request *rq;

		if (I915_SELFTEST_ONLY(context_barrier_inject_fault &
1009
				       ce->engine->mask)) {
1010 1011 1012 1013
			err = -ENXIO;
			break;
		}

1014 1015 1016 1017
		if (!(ce->engine->mask & engines))
			continue;

		if (skip && skip(ce, data))
1018 1019
			continue;

1020
		rq = intel_context_create_request(ce);
1021 1022 1023 1024 1025
		if (IS_ERR(rq)) {
			err = PTR_ERR(rq);
			break;
		}

1026 1027 1028 1029
		err = 0;
		if (emit)
			err = emit(rq, data);
		if (err == 0)
1030
			err = i915_active_add_request(&cb->base, rq);
1031

1032 1033 1034 1035
		i915_request_add(rq);
		if (err)
			break;
	}
1036
	i915_gem_context_unlock_engines(ctx);
1037 1038 1039 1040 1041 1042 1043 1044 1045

	cb->task = err ? NULL : task; /* caller needs to unwind instead */
	cb->data = data;

	i915_active_release(&cb->base);

	return err;
}

1046 1047
static int get_ppgtt(struct drm_i915_file_private *file_priv,
		     struct i915_gem_context *ctx,
1048 1049
		     struct drm_i915_gem_context_param *args)
{
1050
	struct i915_address_space *vm;
1051 1052
	int ret;

1053
	if (!rcu_access_pointer(ctx->vm))
1054 1055
		return -ENODEV;

1056
	rcu_read_lock();
1057
	vm = context_get_vm_rcu(ctx);
1058
	rcu_read_unlock();
1059 1060 1061 1062 1063

	ret = mutex_lock_interruptible(&file_priv->vm_idr_lock);
	if (ret)
		goto err_put;

1064
	ret = idr_alloc(&file_priv->vm_idr, vm, 0, 0, GFP_KERNEL);
1065 1066 1067
	GEM_BUG_ON(!ret);
	if (ret < 0)
		goto err_unlock;
1068

1069
	i915_vm_open(vm);
1070 1071

	args->size = 0;
1072
	args->value = ret;
1073 1074 1075 1076 1077

	ret = 0;
err_unlock:
	mutex_unlock(&file_priv->vm_idr_lock);
err_put:
1078
	i915_vm_put(vm);
1079 1080 1081 1082 1083
	return ret;
}

static void set_ppgtt_barrier(void *data)
{
1084
	struct i915_address_space *old = data;
1085

1086 1087
	if (INTEL_GEN(old->i915) < 8)
		gen6_ppgtt_unpin_all(i915_vm_to_ppgtt(old));
1088

1089
	i915_vm_close(old);
1090 1091 1092 1093
}

static int emit_ppgtt_update(struct i915_request *rq, void *data)
{
1094
	struct i915_address_space *vm = rq->hw_context->vm;
1095
	struct intel_engine_cs *engine = rq->engine;
1096
	u32 base = engine->mmio_base;
1097 1098 1099
	u32 *cs;
	int i;

1100
	if (i915_vm_is_4lvl(vm)) {
1101
		struct i915_ppgtt *ppgtt = i915_vm_to_ppgtt(vm);
1102
		const dma_addr_t pd_daddr = px_dma(ppgtt->pd);
1103 1104 1105 1106 1107 1108 1109

		cs = intel_ring_begin(rq, 6);
		if (IS_ERR(cs))
			return PTR_ERR(cs);

		*cs++ = MI_LOAD_REGISTER_IMM(2);

1110
		*cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, 0));
1111
		*cs++ = upper_32_bits(pd_daddr);
1112
		*cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_LDW(base, 0));
1113 1114 1115 1116 1117
		*cs++ = lower_32_bits(pd_daddr);

		*cs++ = MI_NOOP;
		intel_ring_advance(rq, cs);
	} else if (HAS_LOGICAL_RING_CONTEXTS(engine->i915)) {
1118
		struct i915_ppgtt *ppgtt = i915_vm_to_ppgtt(vm);
1119 1120 1121 1122 1123 1124
		int err;

		/* Magic required to prevent forcewake errors! */
		err = engine->emit_flush(rq, EMIT_INVALIDATE);
		if (err)
			return err;
1125

1126 1127 1128 1129
		cs = intel_ring_begin(rq, 4 * GEN8_3LVL_PDPES + 2);
		if (IS_ERR(cs))
			return PTR_ERR(cs);

1130
		*cs++ = MI_LOAD_REGISTER_IMM(2 * GEN8_3LVL_PDPES) | MI_LRI_FORCE_POSTED;
1131 1132 1133
		for (i = GEN8_3LVL_PDPES; i--; ) {
			const dma_addr_t pd_daddr = i915_page_dir_dma_addr(ppgtt, i);

1134
			*cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_UDW(base, i));
1135
			*cs++ = upper_32_bits(pd_daddr);
1136
			*cs++ = i915_mmio_reg_offset(GEN8_RING_PDP_LDW(base, i));
1137 1138 1139 1140 1141 1142
			*cs++ = lower_32_bits(pd_daddr);
		}
		*cs++ = MI_NOOP;
		intel_ring_advance(rq, cs);
	} else {
		/* ppGTT is not part of the legacy context image */
1143
		gen6_ppgtt_pin(i915_vm_to_ppgtt(vm));
1144 1145 1146 1147 1148
	}

	return 0;
}

1149 1150 1151 1152 1153 1154 1155 1156
static bool skip_ppgtt_update(struct intel_context *ce, void *data)
{
	if (HAS_LOGICAL_RING_CONTEXTS(ce->engine->i915))
		return !ce->state;
	else
		return !atomic_read(&ce->pin_count);
}

1157 1158
static int set_ppgtt(struct drm_i915_file_private *file_priv,
		     struct i915_gem_context *ctx,
1159 1160
		     struct drm_i915_gem_context_param *args)
{
1161
	struct i915_address_space *vm, *old;
1162 1163 1164 1165 1166
	int err;

	if (args->size)
		return -EINVAL;

1167
	if (!rcu_access_pointer(ctx->vm))
1168 1169 1170 1171 1172
		return -ENODEV;

	if (upper_32_bits(args->value))
		return -ENOENT;

1173
	rcu_read_lock();
1174
	vm = idr_find(&file_priv->vm_idr, args->value);
1175 1176 1177
	if (vm && !kref_get_unless_zero(&vm->ref))
		vm = NULL;
	rcu_read_unlock();
1178
	if (!vm)
1179 1180
		return -ENOENT;

1181
	err = mutex_lock_interruptible(&ctx->mutex);
1182 1183 1184
	if (err)
		goto out;

1185 1186
	if (i915_gem_context_is_closed(ctx)) {
		err = -ENOENT;
1187
		goto unlock;
1188 1189 1190
	}

	if (vm == rcu_access_pointer(ctx->vm))
1191 1192 1193 1194 1195
		goto unlock;

	/* Teardown the existing obj:vma cache, it will have to be rebuilt. */
	lut_close(ctx);

1196
	old = __set_ppgtt(ctx, vm);
1197 1198 1199 1200 1201 1202 1203

	/*
	 * We need to flush any requests using the current ppgtt before
	 * we release it as the requests do not hold a reference themselves,
	 * only indirectly through the context.
	 */
	err = context_barrier_task(ctx, ALL_ENGINES,
1204
				   skip_ppgtt_update,
1205 1206 1207 1208
				   emit_ppgtt_update,
				   set_ppgtt_barrier,
				   old);
	if (err) {
1209 1210
		i915_vm_close(__set_ppgtt(ctx, old));
		i915_vm_close(old);
1211 1212 1213
	}

unlock:
1214
	mutex_unlock(&ctx->mutex);
1215
out:
1216
	i915_vm_put(vm);
1217 1218 1219
	return err;
}

1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232
static int gen8_emit_rpcs_config(struct i915_request *rq,
				 struct intel_context *ce,
				 struct intel_sseu sseu)
{
	u64 offset;
	u32 *cs;

	cs = intel_ring_begin(rq, 4);
	if (IS_ERR(cs))
		return PTR_ERR(cs);

	offset = i915_ggtt_offset(ce->state) +
		 LRC_STATE_PN * PAGE_SIZE +
1233
		 CTX_R_PWR_CLK_STATE * 4;
1234 1235 1236 1237

	*cs++ = MI_STORE_DWORD_IMM_GEN4 | MI_USE_GGTT;
	*cs++ = lower_32_bits(offset);
	*cs++ = upper_32_bits(offset);
1238
	*cs++ = intel_sseu_make_rpcs(rq->i915, &sseu);
1239 1240 1241 1242 1243 1244 1245

	intel_ring_advance(rq, cs);

	return 0;
}

static int
1246
gen8_modify_rpcs(struct intel_context *ce, struct intel_sseu sseu)
1247
{
1248
	struct i915_request *rq;
1249 1250
	int ret;

1251
	lockdep_assert_held(&ce->pin_mutex);
1252

1253 1254 1255 1256 1257 1258 1259 1260
	/*
	 * If the context is not idle, we have to submit an ordered request to
	 * modify its context image via the kernel context (writing to our own
	 * image, or into the registers directory, does not stick). Pristine
	 * and idle contexts will be configured on pinning.
	 */
	if (!intel_context_is_pinned(ce))
		return 0;
1261

1262
	rq = i915_request_create(ce->engine->kernel_context);
1263 1264
	if (IS_ERR(rq))
		return PTR_ERR(rq);
1265

1266 1267 1268 1269
	/* Serialise with the remote context */
	ret = intel_context_prepare_remote_request(ce, rq);
	if (ret == 0)
		ret = gen8_emit_rpcs_config(rq, ce, sseu);
1270 1271 1272 1273 1274 1275

	i915_request_add(rq);
	return ret;
}

static int
1276
intel_context_reconfigure_sseu(struct intel_context *ce, struct intel_sseu sseu)
1277
{
1278
	int ret;
1279

1280
	GEM_BUG_ON(INTEL_GEN(ce->engine->i915) < 8);
1281

1282 1283 1284
	ret = intel_context_lock_pinned(ce);
	if (ret)
		return ret;
1285

1286 1287
	/* Nothing to do if unmodified. */
	if (!memcmp(&ce->sseu, &sseu, sizeof(sseu)))
1288
		goto unlock;
1289

1290
	ret = gen8_modify_rpcs(ce, sseu);
1291 1292 1293
	if (!ret)
		ce->sseu = sseu;

1294
unlock:
1295
	intel_context_unlock_pinned(ce);
1296 1297 1298
	return ret;
}

1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401
static int
user_to_context_sseu(struct drm_i915_private *i915,
		     const struct drm_i915_gem_context_param_sseu *user,
		     struct intel_sseu *context)
{
	const struct sseu_dev_info *device = &RUNTIME_INFO(i915)->sseu;

	/* No zeros in any field. */
	if (!user->slice_mask || !user->subslice_mask ||
	    !user->min_eus_per_subslice || !user->max_eus_per_subslice)
		return -EINVAL;

	/* Max > min. */
	if (user->max_eus_per_subslice < user->min_eus_per_subslice)
		return -EINVAL;

	/*
	 * Some future proofing on the types since the uAPI is wider than the
	 * current internal implementation.
	 */
	if (overflows_type(user->slice_mask, context->slice_mask) ||
	    overflows_type(user->subslice_mask, context->subslice_mask) ||
	    overflows_type(user->min_eus_per_subslice,
			   context->min_eus_per_subslice) ||
	    overflows_type(user->max_eus_per_subslice,
			   context->max_eus_per_subslice))
		return -EINVAL;

	/* Check validity against hardware. */
	if (user->slice_mask & ~device->slice_mask)
		return -EINVAL;

	if (user->subslice_mask & ~device->subslice_mask[0])
		return -EINVAL;

	if (user->max_eus_per_subslice > device->max_eus_per_subslice)
		return -EINVAL;

	context->slice_mask = user->slice_mask;
	context->subslice_mask = user->subslice_mask;
	context->min_eus_per_subslice = user->min_eus_per_subslice;
	context->max_eus_per_subslice = user->max_eus_per_subslice;

	/* Part specific restrictions. */
	if (IS_GEN(i915, 11)) {
		unsigned int hw_s = hweight8(device->slice_mask);
		unsigned int hw_ss_per_s = hweight8(device->subslice_mask[0]);
		unsigned int req_s = hweight8(context->slice_mask);
		unsigned int req_ss = hweight8(context->subslice_mask);

		/*
		 * Only full subslice enablement is possible if more than one
		 * slice is turned on.
		 */
		if (req_s > 1 && req_ss != hw_ss_per_s)
			return -EINVAL;

		/*
		 * If more than four (SScount bitfield limit) subslices are
		 * requested then the number has to be even.
		 */
		if (req_ss > 4 && (req_ss & 1))
			return -EINVAL;

		/*
		 * If only one slice is enabled and subslice count is below the
		 * device full enablement, it must be at most half of the all
		 * available subslices.
		 */
		if (req_s == 1 && req_ss < hw_ss_per_s &&
		    req_ss > (hw_ss_per_s / 2))
			return -EINVAL;

		/* ABI restriction - VME use case only. */

		/* All slices or one slice only. */
		if (req_s != 1 && req_s != hw_s)
			return -EINVAL;

		/*
		 * Half subslices or full enablement only when one slice is
		 * enabled.
		 */
		if (req_s == 1 &&
		    (req_ss != hw_ss_per_s && req_ss != (hw_ss_per_s / 2)))
			return -EINVAL;

		/* No EU configuration changes. */
		if ((user->min_eus_per_subslice !=
		     device->max_eus_per_subslice) ||
		    (user->max_eus_per_subslice !=
		     device->max_eus_per_subslice))
			return -EINVAL;
	}

	return 0;
}

static int set_sseu(struct i915_gem_context *ctx,
		    struct drm_i915_gem_context_param *args)
{
	struct drm_i915_private *i915 = ctx->i915;
	struct drm_i915_gem_context_param_sseu user_sseu;
1402
	struct intel_context *ce;
1403
	struct intel_sseu sseu;
1404
	unsigned long lookup;
1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416
	int ret;

	if (args->size < sizeof(user_sseu))
		return -EINVAL;

	if (!IS_GEN(i915, 11))
		return -ENODEV;

	if (copy_from_user(&user_sseu, u64_to_user_ptr(args->value),
			   sizeof(user_sseu)))
		return -EFAULT;

1417
	if (user_sseu.rsvd)
1418 1419
		return -EINVAL;

1420 1421 1422 1423 1424 1425 1426 1427
	if (user_sseu.flags & ~(I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX))
		return -EINVAL;

	lookup = 0;
	if (user_sseu.flags & I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX)
		lookup |= LOOKUP_USER_INDEX;

	ce = lookup_user_engine(ctx, lookup, &user_sseu.engine);
1428 1429
	if (IS_ERR(ce))
		return PTR_ERR(ce);
1430 1431

	/* Only render engine supports RPCS configuration. */
1432 1433 1434 1435
	if (ce->engine->class != RENDER_CLASS) {
		ret = -ENODEV;
		goto out_ce;
	}
1436 1437 1438

	ret = user_to_context_sseu(i915, &user_sseu, &sseu);
	if (ret)
1439
		goto out_ce;
1440

1441
	ret = intel_context_reconfigure_sseu(ce, sseu);
1442
	if (ret)
1443
		goto out_ce;
1444 1445 1446

	args->size = sizeof(user_sseu);

1447 1448 1449
out_ce:
	intel_context_put(ce);
	return ret;
1450 1451
}

1452 1453 1454 1455 1456
struct set_engines {
	struct i915_gem_context *ctx;
	struct i915_gem_engines *engines;
};

1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548
static int
set_engines__load_balance(struct i915_user_extension __user *base, void *data)
{
	struct i915_context_engines_load_balance __user *ext =
		container_of_user(base, typeof(*ext), base);
	const struct set_engines *set = data;
	struct intel_engine_cs *stack[16];
	struct intel_engine_cs **siblings;
	struct intel_context *ce;
	u16 num_siblings, idx;
	unsigned int n;
	int err;

	if (!HAS_EXECLISTS(set->ctx->i915))
		return -ENODEV;

	if (USES_GUC_SUBMISSION(set->ctx->i915))
		return -ENODEV; /* not implement yet */

	if (get_user(idx, &ext->engine_index))
		return -EFAULT;

	if (idx >= set->engines->num_engines) {
		DRM_DEBUG("Invalid placement value, %d >= %d\n",
			  idx, set->engines->num_engines);
		return -EINVAL;
	}

	idx = array_index_nospec(idx, set->engines->num_engines);
	if (set->engines->engines[idx]) {
		DRM_DEBUG("Invalid placement[%d], already occupied\n", idx);
		return -EEXIST;
	}

	if (get_user(num_siblings, &ext->num_siblings))
		return -EFAULT;

	err = check_user_mbz(&ext->flags);
	if (err)
		return err;

	err = check_user_mbz(&ext->mbz64);
	if (err)
		return err;

	siblings = stack;
	if (num_siblings > ARRAY_SIZE(stack)) {
		siblings = kmalloc_array(num_siblings,
					 sizeof(*siblings),
					 GFP_KERNEL);
		if (!siblings)
			return -ENOMEM;
	}

	for (n = 0; n < num_siblings; n++) {
		struct i915_engine_class_instance ci;

		if (copy_from_user(&ci, &ext->engines[n], sizeof(ci))) {
			err = -EFAULT;
			goto out_siblings;
		}

		siblings[n] = intel_engine_lookup_user(set->ctx->i915,
						       ci.engine_class,
						       ci.engine_instance);
		if (!siblings[n]) {
			DRM_DEBUG("Invalid sibling[%d]: { class:%d, inst:%d }\n",
				  n, ci.engine_class, ci.engine_instance);
			err = -EINVAL;
			goto out_siblings;
		}
	}

	ce = intel_execlists_create_virtual(set->ctx, siblings, n);
	if (IS_ERR(ce)) {
		err = PTR_ERR(ce);
		goto out_siblings;
	}

	if (cmpxchg(&set->engines->engines[idx], NULL, ce)) {
		intel_context_put(ce);
		err = -EEXIST;
		goto out_siblings;
	}

out_siblings:
	if (siblings != stack)
		kfree(siblings);

	return err;
}

1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631
static int
set_engines__bond(struct i915_user_extension __user *base, void *data)
{
	struct i915_context_engines_bond __user *ext =
		container_of_user(base, typeof(*ext), base);
	const struct set_engines *set = data;
	struct i915_engine_class_instance ci;
	struct intel_engine_cs *virtual;
	struct intel_engine_cs *master;
	u16 idx, num_bonds;
	int err, n;

	if (get_user(idx, &ext->virtual_index))
		return -EFAULT;

	if (idx >= set->engines->num_engines) {
		DRM_DEBUG("Invalid index for virtual engine: %d >= %d\n",
			  idx, set->engines->num_engines);
		return -EINVAL;
	}

	idx = array_index_nospec(idx, set->engines->num_engines);
	if (!set->engines->engines[idx]) {
		DRM_DEBUG("Invalid engine at %d\n", idx);
		return -EINVAL;
	}
	virtual = set->engines->engines[idx]->engine;

	err = check_user_mbz(&ext->flags);
	if (err)
		return err;

	for (n = 0; n < ARRAY_SIZE(ext->mbz64); n++) {
		err = check_user_mbz(&ext->mbz64[n]);
		if (err)
			return err;
	}

	if (copy_from_user(&ci, &ext->master, sizeof(ci)))
		return -EFAULT;

	master = intel_engine_lookup_user(set->ctx->i915,
					  ci.engine_class, ci.engine_instance);
	if (!master) {
		DRM_DEBUG("Unrecognised master engine: { class:%u, instance:%u }\n",
			  ci.engine_class, ci.engine_instance);
		return -EINVAL;
	}

	if (get_user(num_bonds, &ext->num_bonds))
		return -EFAULT;

	for (n = 0; n < num_bonds; n++) {
		struct intel_engine_cs *bond;

		if (copy_from_user(&ci, &ext->engines[n], sizeof(ci)))
			return -EFAULT;

		bond = intel_engine_lookup_user(set->ctx->i915,
						ci.engine_class,
						ci.engine_instance);
		if (!bond) {
			DRM_DEBUG("Unrecognised engine[%d] for bonding: { class:%d, instance: %d }\n",
				  n, ci.engine_class, ci.engine_instance);
			return -EINVAL;
		}

		/*
		 * A non-virtual engine has no siblings to choose between; and
		 * a submit fence will always be directed to the one engine.
		 */
		if (intel_engine_is_virtual(virtual)) {
			err = intel_virtual_engine_attach_bond(virtual,
							       master,
							       bond);
			if (err)
				return err;
		}
	}

	return 0;
}

1632
static const i915_user_extension_fn set_engines__extensions[] = {
1633
	[I915_CONTEXT_ENGINES_EXT_LOAD_BALANCE] = set_engines__load_balance,
1634
	[I915_CONTEXT_ENGINES_EXT_BOND] = set_engines__bond,
1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677
};

static int
set_engines(struct i915_gem_context *ctx,
	    const struct drm_i915_gem_context_param *args)
{
	struct i915_context_param_engines __user *user =
		u64_to_user_ptr(args->value);
	struct set_engines set = { .ctx = ctx };
	unsigned int num_engines, n;
	u64 extensions;
	int err;

	if (!args->size) { /* switch back to legacy user_ring_map */
		if (!i915_gem_context_user_engines(ctx))
			return 0;

		set.engines = default_engines(ctx);
		if (IS_ERR(set.engines))
			return PTR_ERR(set.engines);

		goto replace;
	}

	BUILD_BUG_ON(!IS_ALIGNED(sizeof(*user), sizeof(*user->engines)));
	if (args->size < sizeof(*user) ||
	    !IS_ALIGNED(args->size, sizeof(*user->engines))) {
		DRM_DEBUG("Invalid size for engine array: %d\n",
			  args->size);
		return -EINVAL;
	}

	/*
	 * Note that I915_EXEC_RING_MASK limits execbuf to only using the
	 * first 64 engines defined here.
	 */
	num_engines = (args->size - sizeof(*user)) / sizeof(*user->engines);

	set.engines = kmalloc(struct_size(set.engines, engines, num_engines),
			      GFP_KERNEL);
	if (!set.engines)
		return -ENOMEM;

1678
	init_rcu_head(&set.engines->rcu);
1679 1680 1681
	for (n = 0; n < num_engines; n++) {
		struct i915_engine_class_instance ci;
		struct intel_engine_cs *engine;
1682
		struct intel_context *ce;
1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704

		if (copy_from_user(&ci, &user->engines[n], sizeof(ci))) {
			__free_engines(set.engines, n);
			return -EFAULT;
		}

		if (ci.engine_class == (u16)I915_ENGINE_CLASS_INVALID &&
		    ci.engine_instance == (u16)I915_ENGINE_CLASS_INVALID_NONE) {
			set.engines->engines[n] = NULL;
			continue;
		}

		engine = intel_engine_lookup_user(ctx->i915,
						  ci.engine_class,
						  ci.engine_instance);
		if (!engine) {
			DRM_DEBUG("Invalid engine[%d]: { class:%d, instance:%d }\n",
				  n, ci.engine_class, ci.engine_instance);
			__free_engines(set.engines, n);
			return -ENOENT;
		}

1705 1706
		ce = intel_context_create(ctx, engine);
		if (IS_ERR(ce)) {
1707
			__free_engines(set.engines, n);
1708
			return PTR_ERR(ce);
1709
		}
1710 1711

		set.engines->engines[n] = ce;
1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734
	}
	set.engines->num_engines = num_engines;

	err = -EFAULT;
	if (!get_user(extensions, &user->extensions))
		err = i915_user_extensions(u64_to_user_ptr(extensions),
					   set_engines__extensions,
					   ARRAY_SIZE(set_engines__extensions),
					   &set);
	if (err) {
		free_engines(set.engines);
		return err;
	}

replace:
	mutex_lock(&ctx->engines_mutex);
	if (args->size)
		i915_gem_context_set_user_engines(ctx);
	else
		i915_gem_context_clear_user_engines(ctx);
	rcu_swap_protected(ctx->engines, set.engines, 1);
	mutex_unlock(&ctx->engines_mutex);

1735
	call_rcu(&set.engines->rcu, free_engines_rcu);
1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749

	return 0;
}

static struct i915_gem_engines *
__copy_engines(struct i915_gem_engines *e)
{
	struct i915_gem_engines *copy;
	unsigned int n;

	copy = kmalloc(struct_size(e, engines, e->num_engines), GFP_KERNEL);
	if (!copy)
		return ERR_PTR(-ENOMEM);

1750
	init_rcu_head(&copy->rcu);
1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824
	for (n = 0; n < e->num_engines; n++) {
		if (e->engines[n])
			copy->engines[n] = intel_context_get(e->engines[n]);
		else
			copy->engines[n] = NULL;
	}
	copy->num_engines = n;

	return copy;
}

static int
get_engines(struct i915_gem_context *ctx,
	    struct drm_i915_gem_context_param *args)
{
	struct i915_context_param_engines __user *user;
	struct i915_gem_engines *e;
	size_t n, count, size;
	int err = 0;

	err = mutex_lock_interruptible(&ctx->engines_mutex);
	if (err)
		return err;

	e = NULL;
	if (i915_gem_context_user_engines(ctx))
		e = __copy_engines(i915_gem_context_engines(ctx));
	mutex_unlock(&ctx->engines_mutex);
	if (IS_ERR_OR_NULL(e)) {
		args->size = 0;
		return PTR_ERR_OR_ZERO(e);
	}

	count = e->num_engines;

	/* Be paranoid in case we have an impedance mismatch */
	if (!check_struct_size(user, engines, count, &size)) {
		err = -EINVAL;
		goto err_free;
	}
	if (overflows_type(size, args->size)) {
		err = -EINVAL;
		goto err_free;
	}

	if (!args->size) {
		args->size = size;
		goto err_free;
	}

	if (args->size < size) {
		err = -EINVAL;
		goto err_free;
	}

	user = u64_to_user_ptr(args->value);
	if (!access_ok(user, size)) {
		err = -EFAULT;
		goto err_free;
	}

	if (put_user(0, &user->extensions)) {
		err = -EFAULT;
		goto err_free;
	}

	for (n = 0; n < count; n++) {
		struct i915_engine_class_instance ci = {
			.engine_class = I915_ENGINE_CLASS_INVALID,
			.engine_instance = I915_ENGINE_CLASS_INVALID_NONE,
		};

		if (e->engines[n]) {
			ci.engine_class = e->engines[n]->engine->uabi_class;
1825
			ci.engine_instance = e->engines[n]->engine->uabi_instance;
1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836
		}

		if (copy_to_user(&user->engines[n], &ci, sizeof(ci))) {
			err = -EFAULT;
			goto err_free;
		}
	}

	args->size = size;

err_free:
1837
	free_engines(e);
1838 1839 1840
	return err;
}

1841 1842 1843 1844 1845 1846 1847 1848 1849 1850
static int
set_persistence(struct i915_gem_context *ctx,
		const struct drm_i915_gem_context_param *args)
{
	if (args->size)
		return -EINVAL;

	return __context_set_persistence(ctx, args->value);
}

1851 1852
static int ctx_setparam(struct drm_i915_file_private *fpriv,
			struct i915_gem_context *ctx,
1853
			struct drm_i915_gem_context_param *args)
1854
{
1855
	int ret = 0;
1856 1857

	switch (args->param) {
1858
	case I915_CONTEXT_PARAM_NO_ZEROMAP:
1859
		if (args->size)
1860
			ret = -EINVAL;
1861 1862 1863 1864
		else if (args->value)
			set_bit(UCONTEXT_NO_ZEROMAP, &ctx->user_flags);
		else
			clear_bit(UCONTEXT_NO_ZEROMAP, &ctx->user_flags);
1865
		break;
1866

1867
	case I915_CONTEXT_PARAM_NO_ERROR_CAPTURE:
1868
		if (args->size)
1869
			ret = -EINVAL;
1870 1871 1872 1873
		else if (args->value)
			i915_gem_context_set_no_error_capture(ctx);
		else
			i915_gem_context_clear_no_error_capture(ctx);
1874
		break;
1875

1876 1877 1878 1879 1880
	case I915_CONTEXT_PARAM_BANNABLE:
		if (args->size)
			ret = -EINVAL;
		else if (!capable(CAP_SYS_ADMIN) && !args->value)
			ret = -EPERM;
1881 1882
		else if (args->value)
			i915_gem_context_set_bannable(ctx);
1883
		else
1884
			i915_gem_context_clear_bannable(ctx);
1885
		break;
1886

1887 1888 1889 1890 1891 1892 1893 1894 1895
	case I915_CONTEXT_PARAM_RECOVERABLE:
		if (args->size)
			ret = -EINVAL;
		else if (args->value)
			i915_gem_context_set_recoverable(ctx);
		else
			i915_gem_context_clear_recoverable(ctx);
		break;

1896 1897
	case I915_CONTEXT_PARAM_PRIORITY:
		{
1898
			s64 priority = args->value;
1899 1900 1901

			if (args->size)
				ret = -EINVAL;
1902
			else if (!(ctx->i915->caps.scheduler & I915_SCHEDULER_CAP_PRIORITY))
1903 1904 1905 1906 1907 1908 1909 1910
				ret = -ENODEV;
			else if (priority > I915_CONTEXT_MAX_USER_PRIORITY ||
				 priority < I915_CONTEXT_MIN_USER_PRIORITY)
				ret = -EINVAL;
			else if (priority > I915_CONTEXT_DEFAULT_PRIORITY &&
				 !capable(CAP_SYS_NICE))
				ret = -EPERM;
			else
1911 1912
				ctx->sched.priority =
					I915_USER_PRIORITY(priority);
1913 1914
		}
		break;
1915

1916 1917 1918
	case I915_CONTEXT_PARAM_SSEU:
		ret = set_sseu(ctx, args);
		break;
1919 1920

	case I915_CONTEXT_PARAM_VM:
1921
		ret = set_ppgtt(fpriv, ctx, args);
1922 1923
		break;

1924 1925 1926 1927
	case I915_CONTEXT_PARAM_ENGINES:
		ret = set_engines(ctx, args);
		break;

1928 1929 1930 1931
	case I915_CONTEXT_PARAM_PERSISTENCE:
		ret = set_persistence(ctx, args);
		break;

1932
	case I915_CONTEXT_PARAM_BAN_PERIOD:
1933 1934 1935 1936 1937
	default:
		ret = -EINVAL;
		break;
	}

1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956
	return ret;
}

struct create_ext {
	struct i915_gem_context *ctx;
	struct drm_i915_file_private *fpriv;
};

static int create_setparam(struct i915_user_extension __user *ext, void *data)
{
	struct drm_i915_gem_context_create_ext_setparam local;
	const struct create_ext *arg = data;

	if (copy_from_user(&local, ext, sizeof(local)))
		return -EFAULT;

	if (local.param.ctx_id)
		return -EINVAL;

1957
	return ctx_setparam(arg->fpriv, arg->ctx, &local.param);
1958 1959
}

1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971
static int clone_engines(struct i915_gem_context *dst,
			 struct i915_gem_context *src)
{
	struct i915_gem_engines *e = i915_gem_context_lock_engines(src);
	struct i915_gem_engines *clone;
	bool user_engines;
	unsigned long n;

	clone = kmalloc(struct_size(e, engines, e->num_engines), GFP_KERNEL);
	if (!clone)
		goto err_unlock;

1972
	init_rcu_head(&clone->rcu);
1973
	for (n = 0; n < e->num_engines; n++) {
1974 1975
		struct intel_engine_cs *engine;

1976 1977 1978 1979
		if (!e->engines[n]) {
			clone->engines[n] = NULL;
			continue;
		}
1980
		engine = e->engines[n]->engine;
1981

1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996
		/*
		 * Virtual engines are singletons; they can only exist
		 * inside a single context, because they embed their
		 * HW context... As each virtual context implies a single
		 * timeline (each engine can only dequeue a single request
		 * at any time), it would be surprising for two contexts
		 * to use the same engine. So let's create a copy of
		 * the virtual engine instead.
		 */
		if (intel_engine_is_virtual(engine))
			clone->engines[n] =
				intel_execlists_clone_virtual(dst, engine);
		else
			clone->engines[n] = intel_context_create(dst, engine);
		if (IS_ERR_OR_NULL(clone->engines[n])) {
1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073
			__free_engines(clone, n);
			goto err_unlock;
		}
	}
	clone->num_engines = n;

	user_engines = i915_gem_context_user_engines(src);
	i915_gem_context_unlock_engines(src);

	free_engines(dst->engines);
	RCU_INIT_POINTER(dst->engines, clone);
	if (user_engines)
		i915_gem_context_set_user_engines(dst);
	else
		i915_gem_context_clear_user_engines(dst);
	return 0;

err_unlock:
	i915_gem_context_unlock_engines(src);
	return -ENOMEM;
}

static int clone_flags(struct i915_gem_context *dst,
		       struct i915_gem_context *src)
{
	dst->user_flags = src->user_flags;
	return 0;
}

static int clone_schedattr(struct i915_gem_context *dst,
			   struct i915_gem_context *src)
{
	dst->sched = src->sched;
	return 0;
}

static int clone_sseu(struct i915_gem_context *dst,
		      struct i915_gem_context *src)
{
	struct i915_gem_engines *e = i915_gem_context_lock_engines(src);
	struct i915_gem_engines *clone;
	unsigned long n;
	int err;

	clone = dst->engines; /* no locking required; sole access */
	if (e->num_engines != clone->num_engines) {
		err = -EINVAL;
		goto unlock;
	}

	for (n = 0; n < e->num_engines; n++) {
		struct intel_context *ce = e->engines[n];

		if (clone->engines[n]->engine->class != ce->engine->class) {
			/* Must have compatible engine maps! */
			err = -EINVAL;
			goto unlock;
		}

		/* serialises with set_sseu */
		err = intel_context_lock_pinned(ce);
		if (err)
			goto unlock;

		clone->engines[n]->sseu = ce->sseu;
		intel_context_unlock_pinned(ce);
	}

	err = 0;
unlock:
	i915_gem_context_unlock_engines(src);
	return err;
}

static int clone_timeline(struct i915_gem_context *dst,
			  struct i915_gem_context *src)
{
2074 2075
	if (src->timeline)
		__assign_timeline(dst, src->timeline);
2076 2077 2078 2079 2080 2081 2082

	return 0;
}

static int clone_vm(struct i915_gem_context *dst,
		    struct i915_gem_context *src)
{
2083
	struct i915_address_space *vm;
2084
	int err = 0;
2085

2086 2087
	if (!rcu_access_pointer(src->vm))
		return 0;
2088

2089 2090
	rcu_read_lock();
	vm = context_get_vm_rcu(src);
2091 2092
	rcu_read_unlock();

2093 2094 2095 2096 2097
	if (!mutex_lock_interruptible(&dst->mutex)) {
		__assign_ppgtt(dst, vm);
		mutex_unlock(&dst->mutex);
	} else {
		err = -EINTR;
2098 2099
	}

2100
	i915_vm_put(vm);
2101
	return err;
2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154
}

static int create_clone(struct i915_user_extension __user *ext, void *data)
{
	static int (* const fn[])(struct i915_gem_context *dst,
				  struct i915_gem_context *src) = {
#define MAP(x, y) [ilog2(I915_CONTEXT_CLONE_##x)] = y
		MAP(ENGINES, clone_engines),
		MAP(FLAGS, clone_flags),
		MAP(SCHEDATTR, clone_schedattr),
		MAP(SSEU, clone_sseu),
		MAP(TIMELINE, clone_timeline),
		MAP(VM, clone_vm),
#undef MAP
	};
	struct drm_i915_gem_context_create_ext_clone local;
	const struct create_ext *arg = data;
	struct i915_gem_context *dst = arg->ctx;
	struct i915_gem_context *src;
	int err, bit;

	if (copy_from_user(&local, ext, sizeof(local)))
		return -EFAULT;

	BUILD_BUG_ON(GENMASK(BITS_PER_TYPE(local.flags) - 1, ARRAY_SIZE(fn)) !=
		     I915_CONTEXT_CLONE_UNKNOWN);

	if (local.flags & I915_CONTEXT_CLONE_UNKNOWN)
		return -EINVAL;

	if (local.rsvd)
		return -EINVAL;

	rcu_read_lock();
	src = __i915_gem_context_lookup_rcu(arg->fpriv, local.clone_id);
	rcu_read_unlock();
	if (!src)
		return -ENOENT;

	GEM_BUG_ON(src == dst);

	for (bit = 0; bit < ARRAY_SIZE(fn); bit++) {
		if (!(local.flags & BIT(bit)))
			continue;

		err = fn[bit](dst, src);
		if (err)
			return err;
	}

	return 0;
}

2155 2156
static const i915_user_extension_fn create_extensions[] = {
	[I915_CONTEXT_CREATE_EXT_SETPARAM] = create_setparam,
2157
	[I915_CONTEXT_CREATE_EXT_CLONE] = create_clone,
2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178
};

static bool client_is_banned(struct drm_i915_file_private *file_priv)
{
	return atomic_read(&file_priv->ban_score) >= I915_CLIENT_SCORE_BANNED;
}

int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
				  struct drm_file *file)
{
	struct drm_i915_private *i915 = to_i915(dev);
	struct drm_i915_gem_context_create_ext *args = data;
	struct create_ext ext_data;
	int ret;

	if (!DRIVER_CAPS(i915)->has_logical_contexts)
		return -ENODEV;

	if (args->flags & I915_CONTEXT_CREATE_FLAGS_UNKNOWN)
		return -EINVAL;

2179
	ret = intel_gt_terminally_wedged(&i915->gt);
2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190
	if (ret)
		return ret;

	ext_data.fpriv = file->driver_priv;
	if (client_is_banned(ext_data.fpriv)) {
		DRM_DEBUG("client %s[%d] banned from creating ctx\n",
			  current->comm,
			  pid_nr(get_task_pid(current, PIDTYPE_PID)));
		return -EIO;
	}

2191
	ext_data.ctx = i915_gem_create_context(i915, args->flags);
2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247
	if (IS_ERR(ext_data.ctx))
		return PTR_ERR(ext_data.ctx);

	if (args->flags & I915_CONTEXT_CREATE_FLAGS_USE_EXTENSIONS) {
		ret = i915_user_extensions(u64_to_user_ptr(args->extensions),
					   create_extensions,
					   ARRAY_SIZE(create_extensions),
					   &ext_data);
		if (ret)
			goto err_ctx;
	}

	ret = gem_context_register(ext_data.ctx, ext_data.fpriv);
	if (ret < 0)
		goto err_ctx;

	args->ctx_id = ret;
	DRM_DEBUG("HW context %d created\n", args->ctx_id);

	return 0;

err_ctx:
	context_close(ext_data.ctx);
	return ret;
}

int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
				   struct drm_file *file)
{
	struct drm_i915_gem_context_destroy *args = data;
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct i915_gem_context *ctx;

	if (args->pad != 0)
		return -EINVAL;

	if (!args->ctx_id)
		return -ENOENT;

	if (mutex_lock_interruptible(&file_priv->context_idr_lock))
		return -EINTR;

	ctx = idr_remove(&file_priv->context_idr, args->ctx_id);
	mutex_unlock(&file_priv->context_idr_lock);
	if (!ctx)
		return -ENOENT;

	context_close(ctx);
	return 0;
}

static int get_sseu(struct i915_gem_context *ctx,
		    struct drm_i915_gem_context_param *args)
{
	struct drm_i915_gem_context_param_sseu user_sseu;
	struct intel_context *ce;
2248
	unsigned long lookup;
2249
	int err;
2250 2251 2252 2253 2254 2255 2256 2257 2258 2259

	if (args->size == 0)
		goto out;
	else if (args->size < sizeof(user_sseu))
		return -EINVAL;

	if (copy_from_user(&user_sseu, u64_to_user_ptr(args->value),
			   sizeof(user_sseu)))
		return -EFAULT;

2260
	if (user_sseu.rsvd)
2261 2262
		return -EINVAL;

2263 2264 2265 2266 2267 2268 2269 2270
	if (user_sseu.flags & ~(I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX))
		return -EINVAL;

	lookup = 0;
	if (user_sseu.flags & I915_CONTEXT_SSEU_FLAG_ENGINE_INDEX)
		lookup |= LOOKUP_USER_INDEX;

	ce = lookup_user_engine(ctx, lookup, &user_sseu.engine);
2271 2272 2273
	if (IS_ERR(ce))
		return PTR_ERR(ce);

2274 2275 2276 2277 2278 2279
	err = intel_context_lock_pinned(ce); /* serialises with set_sseu */
	if (err) {
		intel_context_put(ce);
		return err;
	}

2280 2281 2282 2283 2284
	user_sseu.slice_mask = ce->sseu.slice_mask;
	user_sseu.subslice_mask = ce->sseu.subslice_mask;
	user_sseu.min_eus_per_subslice = ce->sseu.min_eus_per_subslice;
	user_sseu.max_eus_per_subslice = ce->sseu.max_eus_per_subslice;

2285 2286
	intel_context_unlock_pinned(ce);
	intel_context_put(ce);
2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317

	if (copy_to_user(u64_to_user_ptr(args->value), &user_sseu,
			 sizeof(user_sseu)))
		return -EFAULT;

out:
	args->size = sizeof(user_sseu);

	return 0;
}

int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data,
				    struct drm_file *file)
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct drm_i915_gem_context_param *args = data;
	struct i915_gem_context *ctx;
	int ret = 0;

	ctx = i915_gem_context_lookup(file_priv, args->ctx_id);
	if (!ctx)
		return -ENOENT;

	switch (args->param) {
	case I915_CONTEXT_PARAM_NO_ZEROMAP:
		args->size = 0;
		args->value = test_bit(UCONTEXT_NO_ZEROMAP, &ctx->user_flags);
		break;

	case I915_CONTEXT_PARAM_GTT_SIZE:
		args->size = 0;
2318 2319 2320
		rcu_read_lock();
		if (rcu_access_pointer(ctx->vm))
			args->value = rcu_dereference(ctx->vm)->total;
2321 2322
		else
			args->value = to_i915(dev)->ggtt.vm.total;
2323
		rcu_read_unlock();
2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350
		break;

	case I915_CONTEXT_PARAM_NO_ERROR_CAPTURE:
		args->size = 0;
		args->value = i915_gem_context_no_error_capture(ctx);
		break;

	case I915_CONTEXT_PARAM_BANNABLE:
		args->size = 0;
		args->value = i915_gem_context_is_bannable(ctx);
		break;

	case I915_CONTEXT_PARAM_RECOVERABLE:
		args->size = 0;
		args->value = i915_gem_context_is_recoverable(ctx);
		break;

	case I915_CONTEXT_PARAM_PRIORITY:
		args->size = 0;
		args->value = ctx->sched.priority >> I915_USER_PRIORITY_SHIFT;
		break;

	case I915_CONTEXT_PARAM_SSEU:
		ret = get_sseu(ctx, args);
		break;

	case I915_CONTEXT_PARAM_VM:
2351
		ret = get_ppgtt(file_priv, ctx, args);
2352 2353
		break;

2354 2355 2356 2357
	case I915_CONTEXT_PARAM_ENGINES:
		ret = get_engines(ctx, args);
		break;

2358 2359 2360 2361 2362
	case I915_CONTEXT_PARAM_PERSISTENCE:
		args->size = 0;
		args->value = i915_gem_context_is_persistent(ctx);
		break;

2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384
	case I915_CONTEXT_PARAM_BAN_PERIOD:
	default:
		ret = -EINVAL;
		break;
	}

	i915_gem_context_put(ctx);
	return ret;
}

int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data,
				    struct drm_file *file)
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct drm_i915_gem_context_param *args = data;
	struct i915_gem_context *ctx;
	int ret;

	ctx = i915_gem_context_lookup(file_priv, args->ctx_id);
	if (!ctx)
		return -ENOENT;

2385
	ret = ctx_setparam(file_priv, ctx, args);
2386

2387
	i915_gem_context_put(ctx);
2388 2389
	return ret;
}
2390 2391 2392 2393

int i915_gem_context_reset_stats_ioctl(struct drm_device *dev,
				       void *data, struct drm_file *file)
{
2394
	struct drm_i915_private *i915 = to_i915(dev);
2395
	struct drm_i915_reset_stats *args = data;
2396
	struct i915_gem_context *ctx;
2397 2398 2399 2400 2401
	int ret;

	if (args->flags || args->pad)
		return -EINVAL;

2402 2403 2404 2405 2406
	ret = -ENOENT;
	rcu_read_lock();
	ctx = __i915_gem_context_lookup_rcu(file->driver_priv, args->ctx_id);
	if (!ctx)
		goto out;
2407

2408 2409 2410 2411 2412 2413
	/*
	 * We opt for unserialised reads here. This may result in tearing
	 * in the extremely unlikely event of a GPU hang on this context
	 * as we are querying them. If we need that extra layer of protection,
	 * we should wrap the hangstats with a seqlock.
	 */
2414 2415

	if (capable(CAP_SYS_ADMIN))
2416
		args->reset_count = i915_reset_count(&i915->gpu_error);
2417 2418 2419
	else
		args->reset_count = 0;

2420 2421
	args->batch_active = atomic_read(&ctx->guilty_count);
	args->batch_pending = atomic_read(&ctx->active_count);
2422

2423 2424 2425 2426
	ret = 0;
out:
	rcu_read_unlock();
	return ret;
2427
}
2428

2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445
/* GEM context-engines iterator: for_each_gem_engine() */
struct intel_context *
i915_gem_engines_iter_next(struct i915_gem_engines_iter *it)
{
	const struct i915_gem_engines *e = it->engines;
	struct intel_context *ctx;

	do {
		if (it->idx >= e->num_engines)
			return NULL;

		ctx = e->engines[it->idx++];
	} while (!ctx);

	return ctx;
}

2446 2447
#if IS_ENABLED(CONFIG_DRM_I915_SELFTEST)
#include "selftests/mock_context.c"
2448
#include "selftests/i915_gem_context.c"
2449
#endif
2450

2451
static void i915_global_gem_context_shrink(void)
2452
{
2453
	kmem_cache_shrink(global.slab_luts);
2454 2455
}

2456
static void i915_global_gem_context_exit(void)
2457
{
2458
	kmem_cache_destroy(global.slab_luts);
2459 2460
}

2461 2462 2463
static struct i915_global_gem_context global = { {
	.shrink = i915_global_gem_context_shrink,
	.exit = i915_global_gem_context_exit,
2464 2465
} };

2466
int __init i915_global_gem_context_init(void)
2467
{
2468 2469 2470 2471 2472 2473
	global.slab_luts = KMEM_CACHE(i915_lut_handle, 0);
	if (!global.slab_luts)
		return -ENOMEM;

	i915_global_register(&global.base);
	return 0;
2474
}