rx.c 22.0 KB
Newer Older
1 2 3
/****************************************************************************
 * Driver for Solarflare Solarstorm network controllers and boards
 * Copyright 2005-2006 Fen Systems Ltd.
B
Ben Hutchings 已提交
4
 * Copyright 2005-2011 Solarflare Communications Inc.
5 6 7 8 9 10 11 12
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published
 * by the Free Software Foundation, incorporated herein by reference.
 */

#include <linux/socket.h>
#include <linux/in.h>
13
#include <linux/slab.h>
14 15 16
#include <linux/ip.h>
#include <linux/tcp.h>
#include <linux/udp.h>
17
#include <linux/prefetch.h>
18
#include <linux/moduleparam.h>
19 20 21 22
#include <net/ip.h>
#include <net/checksum.h>
#include "net_driver.h"
#include "efx.h"
B
Ben Hutchings 已提交
23
#include "nic.h"
24
#include "selftest.h"
25 26 27 28 29
#include "workarounds.h"

/* Number of RX descriptors pushed at once. */
#define EFX_RX_BATCH  8

30 31 32
/* Maximum size of a buffer sharing a page */
#define EFX_RX_HALF_PAGE ((PAGE_SIZE >> 1) - sizeof(struct efx_rx_page_state))

33 34 35 36 37 38 39 40 41
/* Size of buffer allocated for skb header area. */
#define EFX_SKB_HEADERS  64u

/*
 * rx_alloc_method - RX buffer allocation method
 *
 * This driver supports two methods for allocating and using RX buffers:
 * each RX buffer may be backed by an skb or by an order-n page.
 *
42
 * When GRO is in use then the second method has a lower overhead,
43 44 45 46 47 48 49 50 51 52 53 54
 * since we don't have to allocate then free skbs on reassembled frames.
 *
 * Values:
 *   - RX_ALLOC_METHOD_AUTO = 0
 *   - RX_ALLOC_METHOD_SKB  = 1
 *   - RX_ALLOC_METHOD_PAGE = 2
 *
 * The heuristic for %RX_ALLOC_METHOD_AUTO is a simple hysteresis count
 * controlled by the parameters below.
 *
 *   - Since pushing and popping descriptors are separated by the rx_queue
 *     size, so the watermarks should be ~rxd_size.
55 56
 *   - The performance win by using page-based allocation for GRO is less
 *     than the performance hit of using page-based allocation of non-GRO,
57 58 59 60
 *     so the watermarks should reflect this.
 *
 * Per channel we maintain a single variable, updated by each channel:
 *
61
 *   rx_alloc_level += (gro_performed ? RX_ALLOC_FACTOR_GRO :
62 63 64 65
 *                      RX_ALLOC_FACTOR_SKB)
 * Per NAPI poll interval, we constrain rx_alloc_level to 0..MAX (which
 * limits the hysteresis), and update the allocation strategy:
 *
66
 *   rx_alloc_method = (rx_alloc_level > RX_ALLOC_LEVEL_GRO ?
67 68
 *                      RX_ALLOC_METHOD_PAGE : RX_ALLOC_METHOD_SKB)
 */
69
static int rx_alloc_method = RX_ALLOC_METHOD_AUTO;
70

71
#define RX_ALLOC_LEVEL_GRO 0x2000
72
#define RX_ALLOC_LEVEL_MAX 0x3000
73
#define RX_ALLOC_FACTOR_GRO 1
74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89
#define RX_ALLOC_FACTOR_SKB (-2)

/* This is the percentage fill level below which new RX descriptors
 * will be added to the RX descriptor ring.
 */
static unsigned int rx_refill_threshold = 90;

/* This is the percentage fill level to which an RX queue will be refilled
 * when the "RX refill threshold" is reached.
 */
static unsigned int rx_refill_limit = 95;

/*
 * RX maximum head room required.
 *
 * This must be at least 1 to prevent overflow and at least 2 to allow
90
 * pipelined receives.
91
 */
92
#define EFX_RXD_HEAD_ROOM 2
93

94 95 96
/* Offset of ethernet header within page */
static inline unsigned int efx_rx_buf_offset(struct efx_nic *efx,
					     struct efx_rx_buffer *buf)
97 98 99 100
{
	/* Offset is always within one page, so we don't need to consider
	 * the page order.
	 */
101
	return ((unsigned int) buf->dma_addr & (PAGE_SIZE - 1)) +
102
		efx->type->rx_buffer_hash_size;
103 104 105 106 107
}
static inline unsigned int efx_rx_buf_size(struct efx_nic *efx)
{
	return PAGE_SIZE << efx->rx_buffer_order;
}
108

109
static u8 *efx_rx_buf_eh(struct efx_nic *efx, struct efx_rx_buffer *buf)
110
{
111
	if (buf->flags & EFX_RX_BUF_PAGE)
112 113
		return page_address(buf->u.page) + efx_rx_buf_offset(efx, buf);
	else
114
		return (u8 *)buf->u.skb->data + efx->type->rx_buffer_hash_size;
115 116 117 118 119
}

static inline u32 efx_rx_buf_hash(const u8 *eh)
{
	/* The ethernet header is always directly after any hash. */
120
#if defined(CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS) || NET_IP_ALIGN % 4 == 0
121
	return __le32_to_cpup((const __le32 *)(eh - 4));
122
#else
123
	const u8 *data = eh - 4;
124 125 126 127
	return (u32)data[0]	  |
	       (u32)data[1] << 8  |
	       (u32)data[2] << 16 |
	       (u32)data[3] << 24;
128 129 130
#endif
}

131
/**
132
 * efx_init_rx_buffers_skb - create EFX_RX_BATCH skb-based RX buffers
133 134 135
 *
 * @rx_queue:		Efx RX queue
 *
136 137 138 139
 * This allocates EFX_RX_BATCH skbs, maps them for DMA, and populates a
 * struct efx_rx_buffer for each one. Return a negative error code or 0
 * on success. May fail having only inserted fewer than EFX_RX_BATCH
 * buffers.
140
 */
141
static int efx_init_rx_buffers_skb(struct efx_rx_queue *rx_queue)
142 143 144
{
	struct efx_nic *efx = rx_queue->efx;
	struct net_device *net_dev = efx->net_dev;
145
	struct efx_rx_buffer *rx_buf;
146
	struct sk_buff *skb;
147
	int skb_len = efx->rx_buffer_len;
148
	unsigned index, count;
149

150
	for (count = 0; count < EFX_RX_BATCH; ++count) {
151
		index = rx_queue->added_count & rx_queue->ptr_mask;
152
		rx_buf = efx_rx_buffer(rx_queue, index);
153

154 155
		rx_buf->u.skb = skb = netdev_alloc_skb(net_dev, skb_len);
		if (unlikely(!skb))
156
			return -ENOMEM;
157

158
		/* Adjust the SKB for padding and checksum */
159
		skb_reserve(skb, NET_IP_ALIGN);
160
		rx_buf->len = skb_len - NET_IP_ALIGN;
161
		rx_buf->flags = 0;
162
		skb->ip_summed = CHECKSUM_UNNECESSARY;
163 164

		rx_buf->dma_addr = pci_map_single(efx->pci_dev,
165
						  skb->data, rx_buf->len,
166 167 168
						  PCI_DMA_FROMDEVICE);
		if (unlikely(pci_dma_mapping_error(efx->pci_dev,
						   rx_buf->dma_addr))) {
169 170
			dev_kfree_skb_any(skb);
			rx_buf->u.skb = NULL;
171 172
			return -EIO;
		}
173

174 175
		++rx_queue->added_count;
		++rx_queue->alloc_skb_count;
176 177 178 179 180 181
	}

	return 0;
}

/**
182
 * efx_init_rx_buffers_page - create EFX_RX_BATCH page-based RX buffers
183 184 185
 *
 * @rx_queue:		Efx RX queue
 *
186 187 188 189
 * This allocates memory for EFX_RX_BATCH receive buffers, maps them for DMA,
 * and populates struct efx_rx_buffers for each one. Return a negative error
 * code or 0 on success. If a single page can be split between two buffers,
 * then the page will either be inserted fully, or not at at all.
190
 */
191
static int efx_init_rx_buffers_page(struct efx_rx_queue *rx_queue)
192 193
{
	struct efx_nic *efx = rx_queue->efx;
194 195
	struct efx_rx_buffer *rx_buf;
	struct page *page;
196 197
	void *page_addr;
	struct efx_rx_page_state *state;
198 199 200 201 202 203 204 205 206 207
	dma_addr_t dma_addr;
	unsigned index, count;

	/* We can split a page between two buffers */
	BUILD_BUG_ON(EFX_RX_BATCH & 1);

	for (count = 0; count < EFX_RX_BATCH; ++count) {
		page = alloc_pages(__GFP_COLD | __GFP_COMP | GFP_ATOMIC,
				   efx->rx_buffer_order);
		if (unlikely(page == NULL))
208
			return -ENOMEM;
209 210
		dma_addr = pci_map_page(efx->pci_dev, page, 0,
					efx_rx_buf_size(efx),
211
					PCI_DMA_FROMDEVICE);
212
		if (unlikely(pci_dma_mapping_error(efx->pci_dev, dma_addr))) {
213
			__free_pages(page, efx->rx_buffer_order);
214 215
			return -EIO;
		}
216 217 218 219 220 221 222
		page_addr = page_address(page);
		state = page_addr;
		state->refcnt = 0;
		state->dma_addr = dma_addr;

		page_addr += sizeof(struct efx_rx_page_state);
		dma_addr += sizeof(struct efx_rx_page_state);
223 224

	split:
225
		index = rx_queue->added_count & rx_queue->ptr_mask;
226
		rx_buf = efx_rx_buffer(rx_queue, index);
227
		rx_buf->dma_addr = dma_addr + EFX_PAGE_IP_ALIGN;
228
		rx_buf->u.page = page;
229
		rx_buf->len = efx->rx_buffer_len - EFX_PAGE_IP_ALIGN;
230
		rx_buf->flags = EFX_RX_BUF_PAGE;
231 232
		++rx_queue->added_count;
		++rx_queue->alloc_page_count;
233
		++state->refcnt;
234

235
		if ((~count & 1) && (efx->rx_buffer_len <= EFX_RX_HALF_PAGE)) {
236 237 238 239 240 241
			/* Use the second half of the page */
			get_page(page);
			dma_addr += (PAGE_SIZE >> 1);
			page_addr += (PAGE_SIZE >> 1);
			++count;
			goto split;
242 243 244 245 246 247
		}
	}

	return 0;
}

248 249
static void efx_unmap_rx_buffer(struct efx_nic *efx,
				struct efx_rx_buffer *rx_buf)
250
{
251
	if ((rx_buf->flags & EFX_RX_BUF_PAGE) && rx_buf->u.page) {
252 253
		struct efx_rx_page_state *state;

254
		state = page_address(rx_buf->u.page);
255
		if (--state->refcnt == 0) {
256
			pci_unmap_page(efx->pci_dev,
257
				       state->dma_addr,
258 259
				       efx_rx_buf_size(efx),
				       PCI_DMA_FROMDEVICE);
260
		}
261
	} else if (!(rx_buf->flags & EFX_RX_BUF_PAGE) && rx_buf->u.skb) {
262 263 264 265 266
		pci_unmap_single(efx->pci_dev, rx_buf->dma_addr,
				 rx_buf->len, PCI_DMA_FROMDEVICE);
	}
}

267 268
static void efx_free_rx_buffer(struct efx_nic *efx,
			       struct efx_rx_buffer *rx_buf)
269
{
270
	if ((rx_buf->flags & EFX_RX_BUF_PAGE) && rx_buf->u.page) {
271 272
		__free_pages(rx_buf->u.page, efx->rx_buffer_order);
		rx_buf->u.page = NULL;
273
	} else if (!(rx_buf->flags & EFX_RX_BUF_PAGE) && rx_buf->u.skb) {
274 275
		dev_kfree_skb_any(rx_buf->u.skb);
		rx_buf->u.skb = NULL;
276 277 278
	}
}

279 280
static void efx_fini_rx_buffer(struct efx_rx_queue *rx_queue,
			       struct efx_rx_buffer *rx_buf)
281 282 283 284 285
{
	efx_unmap_rx_buffer(rx_queue->efx, rx_buf);
	efx_free_rx_buffer(rx_queue->efx, rx_buf);
}

286 287 288 289 290
/* Attempt to resurrect the other receive buffer that used to share this page,
 * which had previously been passed up to the kernel and freed. */
static void efx_resurrect_rx_buffer(struct efx_rx_queue *rx_queue,
				    struct efx_rx_buffer *rx_buf)
{
291
	struct efx_rx_page_state *state = page_address(rx_buf->u.page);
292
	struct efx_rx_buffer *new_buf;
293 294 295 296 297 298
	unsigned fill_level, index;

	/* +1 because efx_rx_packet() incremented removed_count. +1 because
	 * we'd like to insert an additional descriptor whilst leaving
	 * EFX_RXD_HEAD_ROOM for the non-recycle path */
	fill_level = (rx_queue->added_count - rx_queue->removed_count + 2);
299
	if (unlikely(fill_level > rx_queue->max_fill)) {
300 301 302 303
		/* We could place "state" on a list, and drain the list in
		 * efx_fast_push_rx_descriptors(). For now, this will do. */
		return;
	}
304

305
	++state->refcnt;
306
	get_page(rx_buf->u.page);
307

308
	index = rx_queue->added_count & rx_queue->ptr_mask;
309
	new_buf = efx_rx_buffer(rx_queue, index);
310
	new_buf->dma_addr = rx_buf->dma_addr ^ (PAGE_SIZE >> 1);
311
	new_buf->u.page = rx_buf->u.page;
312
	new_buf->len = rx_buf->len;
313
	new_buf->flags = EFX_RX_BUF_PAGE;
314 315 316 317 318 319 320 321 322
	++rx_queue->added_count;
}

/* Recycle the given rx buffer directly back into the rx_queue. There is
 * always room to add this buffer, because we've just popped a buffer. */
static void efx_recycle_rx_buffer(struct efx_channel *channel,
				  struct efx_rx_buffer *rx_buf)
{
	struct efx_nic *efx = channel->efx;
323
	struct efx_rx_queue *rx_queue = efx_channel_get_rx_queue(channel);
324 325 326
	struct efx_rx_buffer *new_buf;
	unsigned index;

327 328 329 330
	rx_buf->flags &= EFX_RX_BUF_PAGE;

	if ((rx_buf->flags & EFX_RX_BUF_PAGE) &&
	    efx->rx_buffer_len <= EFX_RX_HALF_PAGE &&
331
	    page_count(rx_buf->u.page) == 1)
332
		efx_resurrect_rx_buffer(rx_queue, rx_buf);
333

334
	index = rx_queue->added_count & rx_queue->ptr_mask;
335 336 337
	new_buf = efx_rx_buffer(rx_queue, index);

	memcpy(new_buf, rx_buf, sizeof(*new_buf));
338
	rx_buf->u.page = NULL;
339 340 341
	++rx_queue->added_count;
}

342 343 344 345 346
/**
 * efx_fast_push_rx_descriptors - push new RX descriptors quickly
 * @rx_queue:		RX descriptor queue
 * This will aim to fill the RX descriptor queue up to
 * @rx_queue->@fast_fill_limit. If there is insufficient atomic
347 348 349 350 351
 * memory to do so, a slow fill will be scheduled.
 *
 * The caller must provide serialisation (none is used here). In practise,
 * this means this function must run from the NAPI handler, or be called
 * when NAPI is disabled.
352
 */
353
void efx_fast_push_rx_descriptors(struct efx_rx_queue *rx_queue)
354
{
355
	struct efx_channel *channel = efx_rx_queue_channel(rx_queue);
356 357
	unsigned fill_level;
	int space, rc = 0;
358

359
	/* Calculate current fill level, and exit if we don't need to fill */
360
	fill_level = (rx_queue->added_count - rx_queue->removed_count);
361
	EFX_BUG_ON_PARANOID(fill_level > rx_queue->efx->rxq_entries);
362
	if (fill_level >= rx_queue->fast_fill_trigger)
363
		goto out;
364 365

	/* Record minimum fill level */
366
	if (unlikely(fill_level < rx_queue->min_fill)) {
367 368
		if (fill_level)
			rx_queue->min_fill = fill_level;
369
	}
370 371 372

	space = rx_queue->fast_fill_limit - fill_level;
	if (space < EFX_RX_BATCH)
373
		goto out;
374

375 376 377
	netif_vdbg(rx_queue->efx, rx_status, rx_queue->efx->net_dev,
		   "RX queue %d fast-filling descriptor ring from"
		   " level %d to level %d using %s allocation\n",
378 379
		   efx_rx_queue_index(rx_queue), fill_level,
		   rx_queue->fast_fill_limit,
380
		   channel->rx_alloc_push_pages ? "page" : "skb");
381 382

	do {
383 384 385 386 387 388 389 390 391
		if (channel->rx_alloc_push_pages)
			rc = efx_init_rx_buffers_page(rx_queue);
		else
			rc = efx_init_rx_buffers_skb(rx_queue);
		if (unlikely(rc)) {
			/* Ensure that we don't leave the rx queue empty */
			if (rx_queue->added_count == rx_queue->removed_count)
				efx_schedule_slow_fill(rx_queue);
			goto out;
392 393 394
		}
	} while ((space -= EFX_RX_BATCH) >= EFX_RX_BATCH);

395 396
	netif_vdbg(rx_queue->efx, rx_status, rx_queue->efx->net_dev,
		   "RX queue %d fast-filled descriptor ring "
397
		   "to level %d\n", efx_rx_queue_index(rx_queue),
398
		   rx_queue->added_count - rx_queue->removed_count);
399 400

 out:
401 402
	if (rx_queue->notified_count != rx_queue->added_count)
		efx_nic_notify_rx_desc(rx_queue);
403 404
}

405
void efx_rx_slow_fill(unsigned long context)
406
{
407
	struct efx_rx_queue *rx_queue = (struct efx_rx_queue *)context;
408
	struct efx_channel *channel = efx_rx_queue_channel(rx_queue);
409

410 411
	/* Post an event to cause NAPI to run and refill the queue */
	efx_nic_generate_fill_event(channel);
412 413 414
	++rx_queue->slow_fill_count;
}

415 416
static void efx_rx_packet__check_len(struct efx_rx_queue *rx_queue,
				     struct efx_rx_buffer *rx_buf,
417
				     int len, bool *leak_packet)
418 419 420 421 422 423 424 425 426 427
{
	struct efx_nic *efx = rx_queue->efx;
	unsigned max_len = rx_buf->len - efx->type->rx_buffer_padding;

	if (likely(len <= max_len))
		return;

	/* The packet must be discarded, but this is only a fatal error
	 * if the caller indicated it was
	 */
428
	rx_buf->flags |= EFX_RX_PKT_DISCARD;
429 430

	if ((len > rx_buf->len) && EFX_WORKAROUND_8071(efx)) {
431 432 433 434
		if (net_ratelimit())
			netif_err(efx, rx_err, efx->net_dev,
				  " RX queue %d seriously overlength "
				  "RX event (0x%x > 0x%x+0x%x). Leaking\n",
435
				  efx_rx_queue_index(rx_queue), len, max_len,
436
				  efx->type->rx_buffer_padding);
437 438 439 440
		/* If this buffer was skb-allocated, then the meta
		 * data at the end of the skb will be trashed. So
		 * we have no choice but to leak the fragment.
		 */
441
		*leak_packet = !(rx_buf->flags & EFX_RX_BUF_PAGE);
442 443
		efx_schedule_reset(efx, RESET_TYPE_RX_RECOVERY);
	} else {
444 445 446 447
		if (net_ratelimit())
			netif_err(efx, rx_err, efx->net_dev,
				  " RX queue %d overlength RX event "
				  "(0x%x > 0x%x)\n",
448
				  efx_rx_queue_index(rx_queue), len, max_len);
449 450
	}

451
	efx_rx_queue_channel(rx_queue)->n_rx_overlength++;
452 453
}

454
/* Pass a received packet up through the generic GRO stack
455 456
 *
 * Handles driverlink veto, and passes the fragment up via
457
 * the appropriate GRO method
458
 */
459
static void efx_rx_packet_gro(struct efx_channel *channel,
460
			      struct efx_rx_buffer *rx_buf,
461
			      const u8 *eh)
462
{
H
Herbert Xu 已提交
463
	struct napi_struct *napi = &channel->napi_str;
464
	gro_result_t gro_result;
465

466
	/* Pass the skb/page into the GRO engine */
467
	if (rx_buf->flags & EFX_RX_BUF_PAGE) {
468
		struct efx_nic *efx = channel->efx;
469
		struct page *page = rx_buf->u.page;
470
		struct sk_buff *skb;
471

472
		rx_buf->u.page = NULL;
473 474

		skb = napi_get_frags(napi);
475
		if (!skb) {
476 477
			put_page(page);
			return;
478 479
		}

480
		if (efx->net_dev->features & NETIF_F_RXHASH)
481
			skb->rxhash = efx_rx_buf_hash(eh);
482

483 484
		skb_fill_page_desc(skb, 0, page,
				   efx_rx_buf_offset(efx, rx_buf), rx_buf->len);
485 486 487 488

		skb->len = rx_buf->len;
		skb->data_len = rx_buf->len;
		skb->truesize += rx_buf->len;
489 490
		skb->ip_summed = ((rx_buf->flags & EFX_RX_PKT_CSUMMED) ?
				  CHECKSUM_UNNECESSARY : CHECKSUM_NONE);
491

492 493
		skb_record_rx_queue(skb, channel->channel);

494
		gro_result = napi_gro_frags(napi);
495
	} else {
496
		struct sk_buff *skb = rx_buf->u.skb;
497

498
		EFX_BUG_ON_PARANOID(!(rx_buf->flags & EFX_RX_PKT_CSUMMED));
499
		rx_buf->u.skb = NULL;
500 501

		gro_result = napi_gro_receive(napi, skb);
502
	}
503 504 505 506

	if (gro_result == GRO_NORMAL) {
		channel->rx_alloc_level += RX_ALLOC_FACTOR_SKB;
	} else if (gro_result != GRO_DROP) {
507
		channel->rx_alloc_level += RX_ALLOC_FACTOR_GRO;
508 509
		channel->irq_mod_score += 2;
	}
510 511 512
}

void efx_rx_packet(struct efx_rx_queue *rx_queue, unsigned int index,
513
		   unsigned int len, u16 flags)
514 515
{
	struct efx_nic *efx = rx_queue->efx;
516
	struct efx_channel *channel = efx_rx_queue_channel(rx_queue);
517
	struct efx_rx_buffer *rx_buf;
518
	bool leak_packet = false;
519 520

	rx_buf = efx_rx_buffer(rx_queue, index);
521
	rx_buf->flags |= flags;
522 523 524 525 526 527 528 529

	/* This allows the refill path to post another buffer.
	 * EFX_RXD_HEAD_ROOM ensures that the slot we are using
	 * isn't overwritten yet.
	 */
	rx_queue->removed_count++;

	/* Validate the length encoded in the event vs the descriptor pushed */
530
	efx_rx_packet__check_len(rx_queue, rx_buf, len, &leak_packet);
531

532 533
	netif_vdbg(efx, rx_status, efx->net_dev,
		   "RX queue %d received id %x at %llx+%x %s%s\n",
534
		   efx_rx_queue_index(rx_queue), index,
535
		   (unsigned long long)rx_buf->dma_addr, len,
536 537
		   (rx_buf->flags & EFX_RX_PKT_CSUMMED) ? " [SUMMED]" : "",
		   (rx_buf->flags & EFX_RX_PKT_DISCARD) ? " [DISCARD]" : "");
538 539

	/* Discard packet, if instructed to do so */
540
	if (unlikely(rx_buf->flags & EFX_RX_PKT_DISCARD)) {
541
		if (unlikely(leak_packet))
542
			channel->n_skbuff_leaks++;
543
		else
544 545 546 547 548
			efx_recycle_rx_buffer(channel, rx_buf);

		/* Don't hold off the previous receive */
		rx_buf = NULL;
		goto out;
549 550 551 552 553 554 555 556 557 558
	}

	/* Release card resources - assumes all RX buffers consumed in-order
	 * per RX queue
	 */
	efx_unmap_rx_buffer(efx, rx_buf);

	/* Prefetch nice and early so data will (hopefully) be in cache by
	 * the time we look at it.
	 */
559
	prefetch(efx_rx_buf_eh(efx, rx_buf));
560 561 562 563

	/* Pipeline receives so that we give time for packet headers to be
	 * prefetched into cache.
	 */
564
	rx_buf->len = len - efx->type->rx_buffer_hash_size;
565
out:
566
	if (channel->rx_pkt)
567
		__efx_rx_packet(channel, channel->rx_pkt);
568
	channel->rx_pkt = rx_buf;
569 570
}

571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589
static void efx_rx_deliver(struct efx_channel *channel,
			   struct efx_rx_buffer *rx_buf)
{
	struct sk_buff *skb;

	/* We now own the SKB */
	skb = rx_buf->u.skb;
	rx_buf->u.skb = NULL;

	/* Set the SKB flags */
	skb_checksum_none_assert(skb);

	/* Pass the packet up */
	netif_receive_skb(skb);

	/* Update allocation strategy method */
	channel->rx_alloc_level += RX_ALLOC_FACTOR_SKB;
}

590
/* Handle a received packet.  Second half: Touches packet payload. */
591
void __efx_rx_packet(struct efx_channel *channel, struct efx_rx_buffer *rx_buf)
592 593
{
	struct efx_nic *efx = channel->efx;
594
	u8 *eh = efx_rx_buf_eh(efx, rx_buf);
595

596 597 598 599
	/* If we're in loopback test, then pass the packet directly to the
	 * loopback layer, and free the rx_buf here
	 */
	if (unlikely(efx->loopback_selftest)) {
600
		efx_loopback_rx_packet(efx, eh, rx_buf->len);
601
		efx_free_rx_buffer(efx, rx_buf);
602
		return;
603 604
	}

605
	if (!(rx_buf->flags & EFX_RX_BUF_PAGE)) {
606
		struct sk_buff *skb = rx_buf->u.skb;
607 608

		prefetch(skb_shinfo(skb));
609

610 611
		skb_reserve(skb, efx->type->rx_buffer_hash_size);
		skb_put(skb, rx_buf->len);
612

613
		if (efx->net_dev->features & NETIF_F_RXHASH)
614
			skb->rxhash = efx_rx_buf_hash(eh);
615

616 617
		/* Move past the ethernet header. rx_buf->data still points
		 * at the ethernet header */
618
		skb->protocol = eth_type_trans(skb, efx->net_dev);
619

620
		skb_record_rx_queue(skb, channel->channel);
621 622
	}

623
	if (unlikely(!(efx->net_dev->features & NETIF_F_RXCSUM)))
624
		rx_buf->flags &= ~EFX_RX_PKT_CSUMMED;
625

626 627
	if (likely(rx_buf->flags & (EFX_RX_BUF_PAGE | EFX_RX_PKT_CSUMMED)))
		efx_rx_packet_gro(channel, rx_buf, eh);
628 629
	else
		efx_rx_deliver(channel, rx_buf);
630 631 632 633 634 635
}

void efx_rx_strategy(struct efx_channel *channel)
{
	enum efx_rx_alloc_method method = rx_alloc_method;

636
	/* Only makes sense to use page based allocation if GRO is enabled */
H
Herbert Xu 已提交
637
	if (!(channel->efx->net_dev->features & NETIF_F_GRO)) {
638 639 640 641 642 643 644 645 646
		method = RX_ALLOC_METHOD_SKB;
	} else if (method == RX_ALLOC_METHOD_AUTO) {
		/* Constrain the rx_alloc_level */
		if (channel->rx_alloc_level < 0)
			channel->rx_alloc_level = 0;
		else if (channel->rx_alloc_level > RX_ALLOC_LEVEL_MAX)
			channel->rx_alloc_level = RX_ALLOC_LEVEL_MAX;

		/* Decide on the allocation method */
647
		method = ((channel->rx_alloc_level > RX_ALLOC_LEVEL_GRO) ?
648 649 650 651 652 653 654 655 656 657
			  RX_ALLOC_METHOD_PAGE : RX_ALLOC_METHOD_SKB);
	}

	/* Push the option */
	channel->rx_alloc_push_pages = (method == RX_ALLOC_METHOD_PAGE);
}

int efx_probe_rx_queue(struct efx_rx_queue *rx_queue)
{
	struct efx_nic *efx = rx_queue->efx;
658
	unsigned int entries;
659 660
	int rc;

661 662 663 664 665
	/* Create the smallest power-of-two aligned ring */
	entries = max(roundup_pow_of_two(efx->rxq_entries), EFX_MIN_DMAQ_SIZE);
	EFX_BUG_ON_PARANOID(entries > EFX_MAX_DMAQ_SIZE);
	rx_queue->ptr_mask = entries - 1;

666
	netif_dbg(efx, probe, efx->net_dev,
667 668 669
		  "creating RX queue %d size %#x mask %#x\n",
		  efx_rx_queue_index(rx_queue), efx->rxq_entries,
		  rx_queue->ptr_mask);
670 671

	/* Allocate RX buffers */
672
	rx_queue->buffer = kcalloc(entries, sizeof(*rx_queue->buffer),
673
				   GFP_KERNEL);
674 675
	if (!rx_queue->buffer)
		return -ENOMEM;
676

677
	rc = efx_nic_probe_rx(rx_queue);
678 679 680 681
	if (rc) {
		kfree(rx_queue->buffer);
		rx_queue->buffer = NULL;
	}
682 683 684
	return rc;
}

685
void efx_init_rx_queue(struct efx_rx_queue *rx_queue)
686
{
687
	struct efx_nic *efx = rx_queue->efx;
688 689
	unsigned int max_fill, trigger, limit;

690
	netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
691
		  "initialising RX queue %d\n", efx_rx_queue_index(rx_queue));
692 693 694 695 696 697 698 699

	/* Initialise ptr fields */
	rx_queue->added_count = 0;
	rx_queue->notified_count = 0;
	rx_queue->removed_count = 0;
	rx_queue->min_fill = -1U;

	/* Initialise limit fields */
700
	max_fill = efx->rxq_entries - EFX_RXD_HEAD_ROOM;
701 702 703 704 705 706 707 708
	trigger = max_fill * min(rx_refill_threshold, 100U) / 100U;
	limit = max_fill * min(rx_refill_limit, 100U) / 100U;

	rx_queue->max_fill = max_fill;
	rx_queue->fast_fill_trigger = trigger;
	rx_queue->fast_fill_limit = limit;

	/* Set up RX descriptor ring */
709
	efx_nic_init_rx(rx_queue);
710 711 712 713 714 715 716
}

void efx_fini_rx_queue(struct efx_rx_queue *rx_queue)
{
	int i;
	struct efx_rx_buffer *rx_buf;

717
	netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
718
		  "shutting down RX queue %d\n", efx_rx_queue_index(rx_queue));
719

720
	del_timer_sync(&rx_queue->slow_fill);
721
	efx_nic_fini_rx(rx_queue);
722 723 724

	/* Release RX buffers NB start at index 0 not current HW ptr */
	if (rx_queue->buffer) {
725
		for (i = 0; i <= rx_queue->ptr_mask; i++) {
726 727 728 729 730 731 732 733
			rx_buf = efx_rx_buffer(rx_queue, i);
			efx_fini_rx_buffer(rx_queue, rx_buf);
		}
	}
}

void efx_remove_rx_queue(struct efx_rx_queue *rx_queue)
{
734
	netif_dbg(rx_queue->efx, drv, rx_queue->efx->net_dev,
735
		  "destroying RX queue %d\n", efx_rx_queue_index(rx_queue));
736

737
	efx_nic_remove_rx(rx_queue);
738 739 740 741 742 743 744 745 746 747 748 749 750

	kfree(rx_queue->buffer);
	rx_queue->buffer = NULL;
}


module_param(rx_alloc_method, int, 0644);
MODULE_PARM_DESC(rx_alloc_method, "Allocation method used for RX buffers");

module_param(rx_refill_threshold, uint, 0444);
MODULE_PARM_DESC(rx_refill_threshold,
		 "RX descriptor ring fast/slow fill threshold (%)");