- 19 2月, 2012 1 次提交
-
-
由 sla 提交于
Summary: Change OSThread to use mach thread_t Reviewed-by: phh, dcubed
-
- 02 1月, 2012 1 次提交
-
-
由 phh 提交于
Summary: Add rdtsc detection and inline generation. Reviewed-by: kamg, dholmes Contributed-by: karen.kinnear@oracle.com
-
- 15 12月, 2011 1 次提交
-
-
由 kvn 提交于
Summary: Added support for AVX extension to the x86 instruction set. Reviewed-by: never
-
- 26 9月, 2011 1 次提交
-
-
由 never 提交于
Reviewed-by: kvn, twisti, jrose Contributed-by: NKurt Miller <kurt@intricatesoftware.com>, Greg Lewis <glewis@eyesbeyond.com>, Jung-uk Kim <jkim@freebsd.org>, Christos Zoulas <christos@zoulas.com>, Landon Fuller <landonf@plausible.coop>, The FreeBSD Foundation <board@freebsdfoundation.org>, Michael Franz <mvfranz@gmail.com>, Roger Hoover <rhoover@apple.com>, Alexander Strange <astrange@apple.com>
-
- 17 8月, 2011 1 次提交
-
-
由 kvn 提交于
Summary: on T4 2 BIS instructions should be issued to prefetch 64 bytes Reviewed-by: iveresov, phh, twisti
-
- 29 6月, 2011 1 次提交
-
-
由 kvn 提交于
Summary: correct Icache::line_size for x64 and add verification code into vm_version_x86. Reviewed-by: never, phh
-
- 20 4月, 2011 1 次提交
-
-
由 kvn 提交于
Summary: use PREFETCHW as default prefetch instruction, set UseXMMForArrayCopy and UseUnalignedLoadStores to true by default. Reviewed-by: kvn Contributed-by: tom.deneau@amd.com
-
- 26 5月, 2011 1 次提交
-
-
由 katleman 提交于
7044486: open jdk repos have files with incorrect copyright headers, which can end up in src bundles Reviewed-by: ohair, trims
-
- 12 4月, 2011 1 次提交
-
-
由 kvn 提交于
Summary: The upcoming processors from AMD are the first that support 3dnow prefetch without supporting the 3dnow instruction set. Reviewed-by: kvn Contributed-by: tom.deneau@amd.com
-
- 06 4月, 2011 1 次提交
-
-
由 trims 提交于
7010070: Update all 2010 Oracle-changed OpenJDK files to have the proper copyright dates - second pass Summary: Update the copyright to be 2010 on all changed files in OpenJDK Reviewed-by: ohair
-
- 30 3月, 2011 1 次提交
-
-
由 kvn 提交于
Summary: New AMD processors support sse4.2. Enable corresponding instructions in Hotspot. Reviewed-by: kvn Contributed-by: eric.caspole@amd.com
-
- 18 3月, 2011 1 次提交
-
-
由 kvn 提交于
Summary: This new default has shown improvement across many workloads. Reviewed-by: kvn Contributed-by: tom.deneau@amd.com
-
- 24 11月, 2010 1 次提交
-
-
由 stefank 提交于
Summary: Replaced MakeDeps and the includeDB files with more standardized solutions. Reviewed-by: coleenp, kvn, kamg
-
- 25 8月, 2010 1 次提交
-
-
由 twisti 提交于
Summary: This is the renaming part of 6961697 to keep the actual changes small for review. Reviewed-by: kvn, never
-
- 20 8月, 2010 1 次提交
-
-
由 never 提交于
Reviewed-by: kvn
-
- 30 6月, 2010 1 次提交
-
-
由 kvn 提交于
Summary: Adjust performance flags settings. Reviewed-by: never, phh
-
- 28 5月, 2010 1 次提交
-
-
由 trims 提交于
Summary: Change all the Sun copyrights to Oracle copyright Reviewed-by: ohair
-
- 02 11月, 2009 1 次提交
-
-
由 roland 提交于
Reviewed-by: never
-
- 06 5月, 2009 1 次提交
-
-
由 twisti 提交于
Summary: These methods can be instrinsified by using bit scan, bit test, and population count instructions. Reviewed-by: kvn, never
-
- 01 4月, 2009 1 次提交
-
-
由 cfang 提交于
Summary: Use SSE 4.2 in intrinsics for String.{compareTo/equals/indexOf} and Arrays.equals. Reviewed-by: kvn, never, jrose
-
- 14 3月, 2009 1 次提交
-
-
由 twisti 提交于
Summary: bitCount() should use POPC on SPARC processors where POPC is implemented directly in hardware. Reviewed-by: kvn, never
-
- 24 2月, 2009 1 次提交
-
-
由 twisti 提交于
Summary: There is very much duplicated code in vm_version_x86_{32,64}.{cpp,hpp}. Refactoring these would help maintainability. Reviewed-by: kvn, never
-
- 15 10月, 2008 1 次提交
-
-
由 kvn 提交于
Summary: Use SSE2 movdqu in arraycopy stubs on newest Intel's cpus Reviewed-by: rasbold
-
- 27 8月, 2008 1 次提交
-
-
由 never 提交于
6459804: Want client (c1) compiler for x86_64 (amd64) for faster start-up Reviewed-by: kvn
-
- 03 7月, 2008 1 次提交
-
-
由 xdono 提交于
Summary: Update copyright year for files that have been modified in 2008 Reviewed-by: ohair, tbell
-
- 24 6月, 2008 1 次提交
-
-
由 kvn 提交于
Summary: For small (1-3 bits) left long shifts in 32-bits VM use sets of add+addc instructions instead of shld+shl on new AMD cpus. Reviewed-by: never Contributed-by: shrinivas.joshi@amd.com
-
- 20 3月, 2008 1 次提交
-
-
由 kvn 提交于
Summary: Use CVTDQ2PS and CVTDQ2PD for integer values conversions to float and double values on new AMD cpu. Reviewed-by: sgoldman, never
-
- 01 12月, 2007 1 次提交
-
-
由 duke 提交于
-