Skip to content
体验新版
项目
组织
正在加载...
登录
切换导航
打开侧边栏
openanolis
dragonwell8_hotspot
提交
265e4d76
D
dragonwell8_hotspot
项目概览
openanolis
/
dragonwell8_hotspot
通知
2
Star
2
Fork
0
代码
文件
提交
分支
Tags
贡献者
分支图
Diff
Issue
0
列表
看板
标记
里程碑
合并请求
0
Wiki
0
Wiki
分析
仓库
DevOps
项目成员
Pages
D
dragonwell8_hotspot
项目概览
项目概览
详情
发布
仓库
仓库
文件
提交
分支
标签
贡献者
分支图
比较
Issue
0
Issue
0
列表
看板
标记
里程碑
合并请求
0
合并请求
0
Pages
分析
分析
仓库分析
DevOps
Wiki
0
Wiki
成员
成员
收起侧边栏
关闭侧边栏
动态
分支图
创建新Issue
提交
Issue看板
提交
265e4d76
编写于
8月 07, 2013
作者:
A
adlertz
浏览文件
操作
浏览文件
下载
电子邮件补丁
差异文件
8022475: Remove unneeded ad-files
Summary: Remove .ad files that are not used Reviewed-by: kvn
上级
47f5e4ba
变更
13
隐藏空白更改
内联
并排
Showing
13 changed file
with
8 addition
and
403 deletion
+8
-403
make/bsd/makefiles/adlc.make
make/bsd/makefiles/adlc.make
+2
-4
make/linux/makefiles/adlc.make
make/linux/makefiles/adlc.make
+2
-4
make/solaris/makefiles/adlc.make
make/solaris/makefiles/adlc.make
+2
-4
make/windows/makefiles/adlc.make
make/windows/makefiles/adlc.make
+2
-4
src/os_cpu/bsd_x86/vm/bsd_x86_32.ad
src/os_cpu/bsd_x86/vm/bsd_x86_32.ad
+0
-26
src/os_cpu/bsd_x86/vm/bsd_x86_64.ad
src/os_cpu/bsd_x86/vm/bsd_x86_64.ad
+0
-65
src/os_cpu/linux_x86/vm/linux_x86_32.ad
src/os_cpu/linux_x86/vm/linux_x86_32.ad
+0
-26
src/os_cpu/linux_x86/vm/linux_x86_64.ad
src/os_cpu/linux_x86/vm/linux_x86_64.ad
+0
-65
src/os_cpu/solaris_sparc/vm/solaris_sparc.ad
src/os_cpu/solaris_sparc/vm/solaris_sparc.ad
+0
-27
src/os_cpu/solaris_x86/vm/solaris_x86_32.ad
src/os_cpu/solaris_x86/vm/solaris_x86_32.ad
+0
-26
src/os_cpu/solaris_x86/vm/solaris_x86_64.ad
src/os_cpu/solaris_x86/vm/solaris_x86_64.ad
+0
-63
src/os_cpu/windows_x86/vm/windows_x86_32.ad
src/os_cpu/windows_x86/vm/windows_x86_32.ad
+0
-26
src/os_cpu/windows_x86/vm/windows_x86_64.ad
src/os_cpu/windows_x86/vm/windows_x86_64.ad
+0
-63
未找到文件。
make/bsd/makefiles/adlc.make
浏览文件 @
265e4d76
...
...
@@ -41,13 +41,11 @@ SOURCE.AD = $(OUTDIR)/$(OS)_$(Platform_arch_model).ad
ifeq
("${Platform_arch_model}", "${Platform_arch}")
SOURCES.AD
=
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/os_cpu/
$(OS)
_
$(ARCH)
/vm/
$(OS)
_
$(Platform_arch_model)
.ad
)
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
else
SOURCES.AD
=
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/os_cpu/
$(OS)
_
$(ARCH)
/vm/
$(OS)
_
$(Platform_arch_model)
.ad
)
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch)
.ad
)
endif
EXEC
=
$(OUTDIR)
/adlc
...
...
make/linux/makefiles/adlc.make
浏览文件 @
265e4d76
...
...
@@ -41,13 +41,11 @@ SOURCE.AD = $(OUTDIR)/$(OS)_$(Platform_arch_model).ad
ifeq
("${Platform_arch_model}", "${Platform_arch}")
SOURCES.AD
=
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/os_cpu/
$(OS)
_
$(ARCH)
/vm/
$(OS)
_
$(Platform_arch_model)
.ad
)
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
else
SOURCES.AD
=
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/os_cpu/
$(OS)
_
$(ARCH)
/vm/
$(OS)
_
$(Platform_arch_model)
.ad
)
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch)
.ad
)
endif
EXEC
=
$(OUTDIR)
/adlc
...
...
make/solaris/makefiles/adlc.make
浏览文件 @
265e4d76
...
...
@@ -42,13 +42,11 @@ SOURCE.AD = $(OUTDIR)/$(OS)_$(Platform_arch_model).ad
ifeq
("${Platform_arch_model}", "${Platform_arch}")
SOURCES.AD
=
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/os_cpu/
$(OS)
_
$(ARCH)
/vm/
$(OS)
_
$(Platform_arch_model)
.ad
)
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
else
SOURCES.AD
=
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch_model)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch)
.ad
)
\
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/os_cpu/
$(OS)
_
$(ARCH)
/vm/
$(OS)
_
$(Platform_arch_model)
.ad
)
$(
call
altsrc-replace,
$(HS_COMMON_SRC)
/cpu/
$(ARCH)
/vm/
$(Platform_arch)
.ad
)
endif
EXEC
=
$(OUTDIR)
/adlc
...
...
make/windows/makefiles/adlc.make
浏览文件 @
265e4d76
...
...
@@ -55,13 +55,11 @@ CXX_INCLUDE_DIRS=\
!if
"$(Platform_arch_model)"
==
"$(Platform_arch)"
SOURCES_AD
=
\
$(WorkSpace)
/src/cpu/
$(Platform_arch)
/vm/
$(Platform_arch_model)
.ad
\
$(WorkSpace)
/src/os_cpu/windows_
$(Platform_arch)
/vm/windows_
$(Platform_arch_model)
.ad
$(WorkSpace)
/src/cpu/
$(Platform_arch)
/vm/
$(Platform_arch_model)
.ad
!
else
SOURCES_AD
=
\
$(WorkSpace)
/src/cpu/
$(Platform_arch)
/vm/
$(Platform_arch_model)
.ad
\
$(WorkSpace)
/src/cpu/
$(Platform_arch)
/vm/
$(Platform_arch)
.ad
\
$(WorkSpace)
/src/os_cpu/windows_
$(Platform_arch)
/vm/windows_
$(Platform_arch_model)
.ad
$(WorkSpace)
/src/cpu/
$(Platform_arch)
/vm/
$(Platform_arch)
.ad
!
endif
# NOTE! If you add any files here, you must also update GENERATED_NAMES_IN_DIR
...
...
src/os_cpu/bsd_x86/vm/bsd_x86_32.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 1999, 2012, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
// X86 Bsd Architecture Description File
src/os_cpu/bsd_x86/vm/bsd_x86_64.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 2003, 2012, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
// AMD64 Bsd Architecture Description File
//----------OS-DEPENDENT ENCODING BLOCK----------------------------------------
// This block specifies the encoding classes used by the compiler to
// output byte streams. Encoding classes generate functions which are
// called by Machine Instruction Nodes in order to generate the bit
// encoding of the instruction. Operands specify their base encoding
// interface with the interface keyword. There are currently
// supported four interfaces, REG_INTER, CONST_INTER, MEMORY_INTER, &
// COND_INTER. REG_INTER causes an operand to generate a function
// which returns its register number when queried. CONST_INTER causes
// an operand to generate a function which returns the value of the
// constant when queried. MEMORY_INTER causes an operand to generate
// four functions which return the Base Register, the Index Register,
// the Scale Value, and the Offset Value of the operand when queried.
// COND_INTER causes an operand to generate six functions which return
// the encoding code (ie - encoding bits for the instruction)
// associated with each basic boolean condition for a conditional
// instruction. Instructions specify two basic values for encoding.
// They use the ins_encode keyword to specify their encoding class
// (which must be one of the class names specified in the encoding
// block), and they use the opcode keyword to specify, in order, their
// primary, secondary, and tertiary opcode. Only the opcode sections
// which a particular instruction needs for encoding need to be
// specified.
encode %{
// Build emit functions for each basic byte or larger field in the intel
// encoding scheme (opcode, rm, sib, immediate), and call them from C++
// code in the enc_class source block. Emit functions will live in the
// main source block for now. In future, we can generalize this by
// adding a syntax that specifies the sizes of fields in an order,
// so that the adlc can build the emit functions automagically
%}
// Platform dependent source
source %{
%}
src/os_cpu/linux_x86/vm/linux_x86_32.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 1999, 2012, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
// X86 Linux Architecture Description File
src/os_cpu/linux_x86/vm/linux_x86_64.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 2003, 2012, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
// AMD64 Linux Architecture Description File
//----------OS-DEPENDENT ENCODING BLOCK----------------------------------------
// This block specifies the encoding classes used by the compiler to
// output byte streams. Encoding classes generate functions which are
// called by Machine Instruction Nodes in order to generate the bit
// encoding of the instruction. Operands specify their base encoding
// interface with the interface keyword. There are currently
// supported four interfaces, REG_INTER, CONST_INTER, MEMORY_INTER, &
// COND_INTER. REG_INTER causes an operand to generate a function
// which returns its register number when queried. CONST_INTER causes
// an operand to generate a function which returns the value of the
// constant when queried. MEMORY_INTER causes an operand to generate
// four functions which return the Base Register, the Index Register,
// the Scale Value, and the Offset Value of the operand when queried.
// COND_INTER causes an operand to generate six functions which return
// the encoding code (ie - encoding bits for the instruction)
// associated with each basic boolean condition for a conditional
// instruction. Instructions specify two basic values for encoding.
// They use the ins_encode keyword to specify their encoding class
// (which must be one of the class names specified in the encoding
// block), and they use the opcode keyword to specify, in order, their
// primary, secondary, and tertiary opcode. Only the opcode sections
// which a particular instruction needs for encoding need to be
// specified.
encode %{
// Build emit functions for each basic byte or larger field in the intel
// encoding scheme (opcode, rm, sib, immediate), and call them from C++
// code in the enc_class source block. Emit functions will live in the
// main source block for now. In future, we can generalize this by
// adding a syntax that specifies the sizes of fields in an order,
// so that the adlc can build the emit functions automagically
%}
// Platform dependent source
source %{
%}
src/os_cpu/solaris_sparc/vm/solaris_sparc.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 1999, 2007, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
//
// SPARC Solaris Architecture Description File
src/os_cpu/solaris_x86/vm/solaris_x86_32.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 1999, 2012, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
// X86 Solaris Architecture Description File
src/os_cpu/solaris_x86/vm/solaris_x86_64.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 2004, 2012, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
// AMD64 Solaris Architecture Description File
//----------OS-DEPENDENT ENCODING BLOCK----------------------------------------
// This block specifies the encoding classes used by the compiler to
// output byte streams. Encoding classes generate functions which are
// called by Machine Instruction Nodes in order to generate the bit
// encoding of the instruction. Operands specify their base encoding
// interface with the interface keyword. There are currently
// supported four interfaces, REG_INTER, CONST_INTER, MEMORY_INTER, &
// COND_INTER. REG_INTER causes an operand to generate a function
// which returns its register number when queried. CONST_INTER causes
// an operand to generate a function which returns the value of the
// constant when queried. MEMORY_INTER causes an operand to generate
// four functions which return the Base Register, the Index Register,
// the Scale Value, and the Offset Value of the operand when queried.
// COND_INTER causes an operand to generate six functions which return
// the encoding code (ie - encoding bits for the instruction)
// associated with each basic boolean condition for a conditional
// instruction. Instructions specify two basic values for encoding.
// They use the ins_encode keyword to specify their encoding class
// (which must be one of the class names specified in the encoding
// block), and they use the opcode keyword to specify, in order, their
// primary, secondary, and tertiary opcode. Only the opcode sections
// which a particular instruction needs for encoding need to be
// specified.
encode %{
// Build emit functions for each basic byte or larger field in the intel
// encoding scheme (opcode, rm, sib, immediate), and call them from C++
// code in the enc_class source block. Emit functions will live in the
// main source block for now. In future, we can generalize this by
// adding a syntax that specifies the sizes of fields in an order,
// so that the adlc can build the emit functions automagically
%}
// Platform dependent source
source %{
%}
src/os_cpu/windows_x86/vm/windows_x86_32.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 1999, 2012, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
// X86 Win32 Architecture Description File
src/os_cpu/windows_x86/vm/windows_x86_64.ad
已删除
100644 → 0
浏览文件 @
47f5e4ba
//
// Copyright (c) 2003, 2012, Oracle and/or its affiliates. All rights reserved.
// DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
//
// This code is free software; you can redistribute it and/or modify it
// under the terms of the GNU General Public License version 2 only, as
// published by the Free Software Foundation.
//
// This code is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
// version 2 for more details (a copy is included in the LICENSE file that
// accompanied this code).
//
// You should have received a copy of the GNU General Public License version
// 2 along with this work; if not, write to the Free Software Foundation,
// Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
//
// Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
// or visit www.oracle.com if you need additional information or have any
// questions.
//
//
// AMD64 Win32 Architecture Description File
//----------OS-DEPENDENT ENCODING BLOCK-----------------------------------------------------
// This block specifies the encoding classes used by the compiler to output
// byte streams. Encoding classes generate functions which are called by
// Machine Instruction Nodes in order to generate the bit encoding of the
// instruction. Operands specify their base encoding interface with the
// interface keyword. There are currently supported four interfaces,
// REG_INTER, CONST_INTER, MEMORY_INTER, & COND_INTER. REG_INTER causes an
// operand to generate a function which returns its register number when
// queried. CONST_INTER causes an operand to generate a function which
// returns the value of the constant when queried. MEMORY_INTER causes an
// operand to generate four functions which return the Base Register, the
// Index Register, the Scale Value, and the Offset Value of the operand when
// queried. COND_INTER causes an operand to generate six functions which
// return the encoding code (ie - encoding bits for the instruction)
// associated with each basic boolean condition for a conditional instruction.
// Instructions specify two basic values for encoding. They use the
// ins_encode keyword to specify their encoding class (which must be one of
// the class names specified in the encoding block), and they use the
// opcode keyword to specify, in order, their primary, secondary, and
// tertiary opcode. Only the opcode sections which a particular instruction
// needs for encoding need to be specified.
encode %{
// Build emit functions for each basic byte or larger field in the intel
// encoding scheme (opcode, rm, sib, immediate), and call them from C++
// code in the enc_class source block. Emit functions will live in the
// main source block for now. In future, we can generalize this by
// adding a syntax that specifies the sizes of fields in an order,
// so that the adlc can build the emit functions automagically
%}
// Platform dependent source
source %{
%}
编辑
预览
Markdown
is supported
0%
请重试
或
添加新附件
.
添加附件
取消
You are about to add
0
people
to the discussion. Proceed with caution.
先完成此消息的编辑!
取消
想要评论请
注册
或
登录