1. 27 7月, 2017 1 次提交
    • K
      ARM: dts: exynos: Add clocks to audss block to fix silent hang on Exynos4412 · a3c0d2fb
      Krzysztof Kozlowski 提交于
      Add necessary parent clocks for audss (Audio SubSystem, MAUDIO) clock
      controller block.
      
      This allows driver to keep EPLL enabled before accessing any MAUDIO
      registers thus fixing silent hang.  This silent hang appeared with
      commit 6edfa11c ("clk: samsung: Add enable/disable operation for
      PLL36XX clocks"), e.g. on Odroid U3 usually with last (but unrelated)
      messages:
      
      	[    2.382741] input: gpio_keys as /devices/platform/gpio_keys/input/input0
      	[    2.405686] usb 1-3: new high-speed USB device number 3 using exynos-ehci
      	[    2.419843] max77686-rtc max77686-rtc: setting system clock to 2017-06-21 17:04:13 UTC (1498064653)
      Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
      Signed-off-by: NArnd Bergmann <arnd@arndb.de>
      a3c0d2fb
  2. 11 4月, 2017 1 次提交
  3. 31 3月, 2017 1 次提交
  4. 14 3月, 2017 1 次提交
    • K
      ARM: dts: exynos: Fix watchdog reset on Exynos4412 · bdc42353
      Krzysztof Kozlowski 提交于
      The Exynos4412 has the same watchdog as newer SoCs (e.g. Exynos5250).
      Just like the others, for working it requires additional steps in Power
      Management Unit: unmasking the reset request and enabling the system
      reset.  Without these additional steps in PMU, the watchdog will not be
      able to reset the system on expiration event.
      
      Change the compatible of Exynos4412 watchdog device node to
      samsung,exynos5250-wdt which includes the additional PMU steps.
      
      This will also fix infinite watchdog interrupt in soft mode (lack of
      interrupt clear) because it is also included in samsung,exynos5250-wdt.
      Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
      Acked-by: NGuenter Roeck <linux@roeck-us.net>
      bdc42353
  5. 01 2月, 2017 1 次提交
  6. 30 1月, 2017 1 次提交
  7. 29 12月, 2016 1 次提交
  8. 05 11月, 2016 1 次提交
  9. 04 11月, 2016 2 次提交
  10. 02 9月, 2016 1 次提交
  11. 08 6月, 2016 1 次提交
  12. 27 4月, 2016 1 次提交
  13. 18 4月, 2016 1 次提交
  14. 13 4月, 2016 1 次提交
  15. 29 3月, 2016 2 次提交
  16. 13 3月, 2016 1 次提交
  17. 25 2月, 2016 1 次提交
  18. 25 1月, 2016 1 次提交
  19. 29 12月, 2015 3 次提交
  20. 20 11月, 2015 1 次提交
  21. 13 9月, 2015 1 次提交
  22. 14 8月, 2015 1 次提交
  23. 22 6月, 2015 1 次提交
  24. 04 6月, 2015 1 次提交
  25. 03 6月, 2015 2 次提交
  26. 17 5月, 2015 2 次提交
  27. 19 3月, 2015 1 次提交
  28. 27 2月, 2015 3 次提交
  29. 09 2月, 2015 2 次提交
  30. 06 2月, 2015 1 次提交
  31. 04 2月, 2015 1 次提交
    • C
      ARM: dts: Add PPMU dt node for exynos4 and exynos4210 · 30e0e476
      Chanwoo Choi 提交于
      This patch add PPMUs (Platform Performance Monitoring Unit) dt node
      for Exynos4 (Exynos4210/4212/4412) SoCs. PPMU dt node is used for
      monitor the utilization of each IP.
      
      The Exynos4210/Exynos4212/Exynos4412 SoC includes following PPMUs:
      - PPMU_DMC0      0x106A_0000
      - PPMU_DMC1      0x106B_0000
      - PPMU_CPU       0x106C_0000
      - PPMU_ACP       0x10AE_0000
      - PPMU_RIGHT_BUS 0x112A_0000
      - PPMU_LEFT_BUS  0x116A_0000
      - PPMU_FSYS      0x1263_0000
      - PPMU_LCD0      0x11E4_0000
      - PPMU_CAMIF     0x11AC_0000
      - PPMU_IMAGE     0x12AA_0000
      - PPMU_TV        0x12E4_0000
      - PPMU_3D        0x1322_0000
      - PPMU_MFC_LEFT  0x1366_0000
      - PPMU_MFC_RIGHT 0x1367_0000
      
      Additionally, the Exynos4210 SoC includes following PPMUs:
      - PPMU_LCD1      0x1224_0000
      Signed-off-by: NChanwoo Choi <cw00.choi@samsung.com>
      Acked-by: NMyungJoo Ham <myungjoo.ham@samsung.com>
      Signed-off-by: NKukjin Kim <kgene@kernel.org>
      30e0e476