1. 25 11月, 2009 1 次提交
    • P
      serial: sh-sci: Depend on HAVE_CLK unconditionally. · edad1f20
      Paul Mundt 提交于
      The sh-sci code conditionalized the clock framework support in order to
      give the other platforms a chance to catch up. sh64 supported this some
      time ago and the forthcoming ARM changes handle this as well, this leaves
      h8300 as the odd one out. H8300 has had since 2.5 to merge it's sh-sci
      support upstream, and has yet to do so. At this point I will no longer be
      holding back the driver to support an unreponsive architecture, 7 years
      is quite enough of a grace period. Support is easily implemented on the
      architecture if and when it ever decides to merge its changes upstream.
      Signed-off-by: NPaul Mundt <lethal@linux-sh.org>
      edad1f20
  2. 02 10月, 2009 1 次提交
  3. 01 10月, 2009 1 次提交
  4. 17 8月, 2009 1 次提交
  5. 14 8月, 2009 1 次提交
  6. 23 6月, 2009 1 次提交
  7. 13 6月, 2009 1 次提交
  8. 11 6月, 2009 2 次提交
  9. 07 4月, 2009 6 次提交
  10. 30 3月, 2009 1 次提交
  11. 27 3月, 2009 1 次提交
  12. 23 3月, 2009 1 次提交
  13. 27 1月, 2009 1 次提交
  14. 09 1月, 2009 1 次提交
  15. 08 1月, 2009 1 次提交
  16. 19 12月, 2008 1 次提交
  17. 16 12月, 2008 2 次提交
  18. 30 10月, 2008 1 次提交
  19. 16 10月, 2008 1 次提交
  20. 14 10月, 2008 2 次提交
  21. 16 9月, 2008 1 次提交
  22. 25 7月, 2008 1 次提交
  23. 21 7月, 2008 1 次提交
  24. 16 7月, 2008 1 次提交
  25. 05 7月, 2008 1 次提交
  26. 03 7月, 2008 1 次提交
  27. 17 5月, 2008 1 次提交
  28. 15 5月, 2008 1 次提交
  29. 30 4月, 2008 1 次提交
  30. 29 4月, 2008 1 次提交
  31. 18 4月, 2008 1 次提交
  32. 09 2月, 2008 1 次提交
    • C
      atmel_serial: add DMA support · a6670615
      Chip Coldwell 提交于
      This patch is based on the DMA-patch by Chip Coldwell for the AT91/AT32 serial
      USARTS, with some tweaks to make it apply neatly on top of the other patches
      in this series.
      
      The RX and TX code has been moved to a tasklet and reworked a bit.  Instead of
      depending on the ENDRX and TIMEOUT bits in CSR, we simply grab as much data as
      we can from the DMA buffers.  I think this closes a race where the ENDRX bit
      is set after we read CSR but before we read RPR, although I haven't confirmed
      this.
      
      Similarly, the two TX handlers (ENDTX and TXBUFE) have been combined into one.
       Since the current code only uses a single TX buffer, there's no point in
      handling those interrupts separately.
      
      This also fixes a DMA sync bug in the original patch.
      
      [linux@bohmer.net: rebased onto irq-splitup patch]
      [hskinnemoen@atmel.com: moved to tasklet, fixed dma bug, misc cleanups]
      [hskinnemoen@atmel.com: atmel_serial dma: Misc fixes and cleanups]
      Signed-off-by: NRemy Bohmer <linux@bohmer.net>
      Signed-off-by: NHaavard Skinnemoen <hskinnemoen@atmel.com>
      Cc: Andrew Victor <linux@maxim.org.za>
      Tested-by: NMarc Pignat <marc.pignat@hevs.ch>
      Signed-off-by: NAndrew Morton <akpm@linux-foundation.org>
      Signed-off-by: NLinus Torvalds <torvalds@linux-foundation.org>
      a6670615