Skip to content

cloud-kernel
cloud-kernel

openanolis / cloud-kernel
1 年多 前同步成功

通知 160
Star 36
Fork 7
cloud-kernel
cloud-kernel
切换分支/标签
  1. 31 7月, 2012 1 次提交
  3. 25 7月, 2012 1 次提交
    • D
      ASoC: sgtl5000: remove unneeded snd_soc_dapm_new_widgets in probe · a07e8d49
      由 Dong Aisheng 提交于 
      There's a driver bug that sgtl5000 dapm widget kcontrols do not work.
e.g. can not select capture mux with amixer tool(no error info prompted).

The root cause is that we still call snd_soc_dapm_new_widgets in
codec driver probe function afer converting to table based widgets.
This will cause the card dapm widgets are instantiated before the
dapm_routes are registered.
Then, no available dapm widget pathes can be found during instantiation
which finally will cause soc_dapm_mux_update_power to fail(can not find
correct path with kcontrol) in snd_soc_dapm_put_enum_double function.

Here we remove the unneeded snd_soc_dapm_new_widgets in codec probe
and let the soc core to handle the register sequence properly.
Then we can fix above issue.
Signed-off-by: NDong Aisheng <dong.aisheng@linaro.org>
Acked-by: NShawn Guo <shawn.guo@linaro.org>
Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>
      a07e8d49
  5. 09 4月, 2012 1 次提交
    • M
      regulator: core: Use a struct to pass in regulator runtime configuration · c172708d
      由 Mark Brown 提交于 
      Rather than adding new arguments to regulator_register() every time we
want to add a new bit of dynamic information at runtime change the function
to take these via a struct. By doing this we avoid needing to do further
changes like the recent addition of device tree support which required each
regulator driver to be updated to take an additional parameter.

The regulator_desc which should (mostly) be static data is still passed
separately as most drivers are able to configure this statically at build
time.
Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>
      c172708d
  7. 04 4月, 2012 3 次提交
  9. 03 4月, 2012 1 次提交
  11. 01 4月, 2012 1 次提交
  13. 23 1月, 2012 2 次提交
  15. 20 1月, 2012 2 次提交
  17. 16 1月, 2012 1 次提交
  19. 29 12月, 2011 2 次提交
  21. 02 12月, 2011 1 次提交
  23. 27 11月, 2011 1 次提交
  25. 24 11月, 2011 1 次提交
  27. 23 11月, 2011 1 次提交
    • L
      ASoC: Constify snd_soc_dai_ops structs · 85e7652d
      由 Lars-Peter Clausen 提交于 
      Commit 1ee46ebd("ASoC: Make the DAI ops constant in the DAI structure")
introduced the possibility to have constant DAI ops structures, yet this is
barley used in both existing drivers and also new drivers being submitted,
although none of them modifies its DAI ops structure. The later is not
surprising since existing drivers are often used as templates for new drivers.
So this patch just constifies all existing snd_soc_dai_ops structs to eliminate
the issue altogether.

The patch was generated with the following coccinelle semantic patch:
// <smpl>
@@
identifier ops;
@@
-struct snd_soc_dai_ops ops =
+const struct snd_soc_dai_ops ops =
{ ... };
// </smpl>
Signed-off-by: NLars-Peter Clausen <lars@metafoo.de>
Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>
      85e7652d
  29. 20 11月, 2011 1 次提交
  31. 22 10月, 2011 1 次提交
  33. 21 10月, 2011 2 次提交
  35. 19 10月, 2011 1 次提交
  37. 12 8月, 2011 1 次提交
  39. 03 8月, 2011 1 次提交
    • W
      ASoC: sgtl5000: fix cache handling · 151798f8
      由 Wolfram Sang 提交于 
      Cache handling in this driver is broken. The chip has 16-bit registers, yet the
register numbers also increase by 2 per register, i.e.  there are only
even-numbered registers. The cache in this driver, though, simply increments
register numbers, so it does need some mapping as seen in
sgtl5000_restore_regs(), note the '>> 1':

	snd_soc_write(codec, SGTL5000_CHIP_LINREG_CTRL,
                        cache[SGTL5000_CHIP_LINREG_CTRL >> 1]);

That, of course, won't work with snd_soc_update_bits(). (Thus, we won't even
notice the missing register 0x1c in the default regs which shifted all follwing
registers to wrong values.) Noticed on the MX28EVK where enabling the regulators
simply locked up the chip.

Refactor the routines and use a properly sized default_regs array which matches
the register layout of the underlying chip, i.e. create a truly flat cache.
This also saves some code which should make up for the bigger array a little.
When soc-core will somewhen have another cache type which handles a step size,
this conversion will also ease the transition.
Signed-off-by: NWolfram Sang <w.sang@pengutronix.de>
Tested-by: NDong Aisheng <b29396@freescale.com>
Tested-by: NShawn Guo <shawn.guo@linaro.org>
Acked-by: NLiam Girdwood <lrg@ti.com>
Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>
Cc: stable@kernel.org
      151798f8
  41. 01 8月, 2011 1 次提交
  43. 30 7月, 2011 1 次提交
  45. 19 7月, 2011 2 次提交
  47. 23 3月, 2011 1 次提交
  49. 09 3月, 2011 1 次提交
  51. 28 2月, 2011 2 次提交
  53. 25 2月, 2011 1 次提交