1. 22 8月, 2013 2 次提交
  2. 20 8月, 2013 1 次提交
  3. 15 8月, 2013 3 次提交
  4. 13 8月, 2013 2 次提交
  5. 07 8月, 2013 6 次提交
  6. 06 8月, 2013 1 次提交
  7. 01 8月, 2013 1 次提交
  8. 23 7月, 2013 2 次提交
  9. 20 7月, 2013 1 次提交
  10. 17 7月, 2013 2 次提交
  11. 15 7月, 2013 3 次提交
  12. 12 7月, 2013 2 次提交
  13. 08 7月, 2013 2 次提交
  14. 06 7月, 2013 1 次提交
  15. 05 7月, 2013 6 次提交
  16. 04 7月, 2013 4 次提交
  17. 03 7月, 2013 1 次提交
    • S
      clocksource: arm_global_timer: Add ARM global timer support · c1b40e44
      Stuart Menefy 提交于
      This is a simple driver for the global timer module found in the Cortex
      A9-MP cores from revision r1p0 onwards. This should be able to perform
      the functions of the system timer and the local timer in an SMP system.
      
      The global timer has the following features:
          The global timer is a 64-bit incrementing counter with an
      auto-incrementing feature. It continues incrementing after sending
      interrupts. The global timer is memory mapped in the private memory
      region.
          The global timer is accessible to all Cortex-A9 processors in the
      cluster. Each Cortex-A9 processor has a private 64-bit comparator that
      is used to assert a private interrupt when the global timer has reached
      the comparator value. All the Cortex-A9 processors in a design use the
      banked ID, ID27, for this interrupt. ID27 is sent to the Interrupt
      Controller as a Private Peripheral Interrupt. The global timer is
      clocked by PERIPHCLK.
      Signed-off-by: NStuart Menefy <stuart.menefy@st.com>
      Signed-off-by: NSrinivas Kandagatla <srinivas.kandagatla@st.com>
      CC: Arnd Bergmann <arnd@arndb.de>
      CC: Rob Herring <robherring2@gmail.com>
      CC: Linus Walleij <linus.walleij@linaro.org>
      CC: Will Deacon <will.deacon@arm.com>
      CC: Thomas Gleixner <tglx@linutronix.de>
      Signed-off-by: NDaniel Lezcano <daniel.lezcano@linaro.org>
      c1b40e44