1. 03 8月, 2015 3 次提交
  2. 05 5月, 2015 1 次提交
    • C
      thermal: exynos: Add the support for Exynos5433 TMU · 488c7455
      Chanwoo Choi 提交于
      This patch adds the support for Exynos5433's TMU (Thermal Management Unit).
      Exynos5433 has a little different register bit fields as following description:
      - Support the eight trip points for rising/falling interrupt by using two registers
      - Read the calibration type (1-point or 2-point) and sensor id from TRIMINFO register
      - Use a little different register address
      
      Cc: Zhang Rui <rui.zhang@intel.com>
      Cc: Eduardo Valentin <edubezval@gmail.com>
      Cc: Lukasz Majewski <l.majewski@samsung.com>
      Signed-off-by: NChanwoo Choi <cw00.choi@samsung.com>
      Signed-off-by: NEduardo Valentin <edubezval@gmail.com>
      488c7455
  3. 02 3月, 2015 1 次提交
  4. 25 2月, 2015 1 次提交
  5. 20 2月, 2015 1 次提交
  6. 01 2月, 2015 1 次提交
    • A
      thermal: exynos: Add TMU support for Exynos7 SoC · 6c247393
      Abhilash Kesavan 提交于
      Add registers, bit fields and compatible strings for Exynos7 TMU
      (Thermal Management Unit). Following are a few of the differences
      in the Exynos7 TMU from earlier SoCs:
              - 8 trigger levels
              - Different bit offsets and more registers for the rising
              and falling thresholds.
              - New power down detection bit in the TMU_CONTROL register
              which does not update the CURRENT_TEMP0 when tmu power down
              is detected.
              - Change in bit offset for the NEXT_DATA field of EMUL_CON
              register. EMUL_CON register address has also changed.
              - INTSTAT and INTCLEAR registers present in earlier SoCs
              have been combined into one INTPEND register. The register
              address for INTCLEAR and INTPEND is also different.
              - Since there are 8 rising/falling interrupts as against
              at most 4 in earlier SoCs the INTEN bit offsets are different.
              - Multiple probe support which is handled by a TMU_CONTROL1
              register (No support for this in the current patch).
      
      This patch adds special clock support required only for Exynos7. It
      also updates the "code_to_temp" prototype as Exynos7 has 9 bit
      code-temp mapping.
      Acked-by: NLukasz Majewski <l.majewski@samsung.com>
      Tested-by: NLukasz Majewski <l.majewski@samsung.com>
      Signed-off-by: NAbhilash Kesavan <a.kesavan@samsung.com>
      Signed-off-by: NEduardo Valentin <edubezval@gmail.com>
      6c247393
  7. 28 1月, 2015 1 次提交
  8. 27 1月, 2015 1 次提交
  9. 26 1月, 2015 1 次提交
  10. 25 1月, 2015 5 次提交
  11. 10 12月, 2014 1 次提交
  12. 09 12月, 2014 2 次提交
    • V
      thermal: exynos: pass cpu_present_mask to cpufreq_cooling_register() · f3764e6c
      Viresh Kumar 提交于
      cpufreq_cooling_register() expects mask of all the CPUs where frequency
      constraint is applicable.
      
      This platform has more than one CPU to which these constraints will apply and so
      passing mask of only CPU0 wouldn't be sufficient. Also, this platform has a
      single cluster of CPUs and the constraint applies to all CPUs.
      
      If CPU0 is hoplugged out then we may face strange BUGs as cpu_cooling framework
      isn't aware of any siblings sharing clock line.
      
      Fix it by passing cpu_present_mask to cpufreq_cooling_register().
      
      Cc: Chanwoo Choi <cw00.choi@samsung.com>
      Cc: Kyungmin Park <kyungmin.park@samsung.com>
      Cc: Amit Daniel Kachhap <amit.daniel@samsung.com>
      Cc: Lukasz Majewski <l.majewski@samsung.com>
      Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org>
      Signed-off-by: NEduardo Valentin <edubezval@gmail.com>
      f3764e6c
    • E
      thermal: cpu_cooling: check for the readiness of cpufreq layer · 0f1be51c
      Eduardo Valentin 提交于
      In this patch, the cpu_cooling code checks for the usability of cpufreq
      layer before proceeding with the CPU cooling device registration. The
      main reason is: CPU cooling device is not usable if cpufreq cannot
      switch frequencies.
      
      Similar checks are spread in thermal drivers. Thus, the advantage now
      is to have the check in a single place: cpu cooling device registration.
      For this reason, this patch also updates the existing drivers that
      depend on CPU cooling to simply propagate the error code of the cpu
      cooling registration call. Therefore, in case cpufreq is not ready, the
      thermal drivers will still return -EPROBE_DEFER, in an attempt to try
      again when cpufreq layer gets ready.
      
      Cc: devicetree@vger.kernel.org
      Cc: Grant Likely <grant.likely@linaro.org>
      Cc: Kukjin Kim <kgene.kim@samsung.com>
      Cc: linux-arm-kernel@lists.infradead.org
      Cc: linux-kernel@vger.kernel.org
      Cc: linux-pm@vger.kernel.org
      Cc: linux-samsung-soc@vger.kernel.org
      Cc: Naveen Krishna Chatradhi <ch.naveen@samsung.com>
      Cc: Rob Herring <robh+dt@kernel.org>
      Cc: Zhang Rui <rui.zhang@intel.com>
      Acked-by: NViresh Kumar <viresh.kumar@linaro.org>
      Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org>
      Signed-off-by: NEduardo Valentin <edubezval@gmail.com>
      0f1be51c
  13. 22 11月, 2014 1 次提交
  14. 20 11月, 2014 20 次提交