1. 09 9月, 2017 1 次提交
  2. 03 7月, 2017 1 次提交
  3. 19 5月, 2017 1 次提交
    • P
      iTCO_wdt: all versions count down twice · 1fccb730
      Paolo Bonzini 提交于
      The ICH9 is listed as having TCO v2, and indeed the behavior in the
      datasheet corresponds to v2 (for example the NO_REBOOT flag is
      accessible via the 16KiB-aligned Root Complex Base Address).
      
      However, the TCO counts twice just like in v1; the documentation
      of the SECOND_TO_STS bit says: "ICH9 sets this bit to 1 to indicate
      that the TIMEOUT bit had been (or is currently) set and a second
      timeout occurred before the TCO_RLD register was written. If this
      bit is set and the NO_REBOOT config bit is 0, then the ICH9 will
      reboot the system after the second timeout.  The same can be found
      in the BayTrail (Atom E3800) datasheet, and even HOWTOs around
      the Internet say that it will reboot after _twice_ the specified
      heartbeat.
      
      I did not find the Apollo Lake datasheet, but because v4/v5 has
      a SECOND_TO_STS bit just like the previous version I'm enabling
      this for Apollo Lake as well.
      
      Cc: linux-watchdog@vger.kernel.org
      Reviewed-by: NAndy Shevchenko <andy.shevchenko@gmail.com>
      Signed-off-by: NPaolo Bonzini <pbonzini@redhat.com>
      Reviewed-by: NGuenter Roeck <linux@roeck-us.net>
      Signed-off-by: NGuenter Roeck <linux@roeck-us.net>
      Signed-off-by: NWim Van Sebroeck <wim@iguana.be>
      1fccb730
  4. 25 2月, 2017 1 次提交
  5. 24 10月, 2016 1 次提交
  6. 15 5月, 2016 1 次提交
  7. 05 3月, 2016 1 次提交
  8. 01 3月, 2016 1 次提交
  9. 01 2月, 2016 1 次提交
  10. 01 7月, 2015 1 次提交
  11. 22 6月, 2015 1 次提交
  12. 31 3月, 2014 2 次提交
  13. 12 7月, 2013 1 次提交
  14. 30 5月, 2012 1 次提交
  15. 02 7月, 2010 1 次提交
  16. 25 5月, 2010 1 次提交