1. 28 10月, 2009 1 次提交
    • A
      drm/radeon/kms/atom: loosen pll min output limits · 8f552a66
      Alex Deucher 提交于
      Limiting the pll output range is a good thing generally as
      it limits the number of possible pll combinations for a given
      frequency presumably to the ones that work best on each card.
      That's why the limits are in the bios tables. However, certain
      duallink DVI monitors seem to like pll combinations that would
      be limited by this at least on pre-DCE 3.0 r6xx hardware.  This
      might need to be adjusted per family or per clock range in the
      future.
      
      See fdo bug 24727.
      Signed-off-by: NAlex Deucher <alexdeucher@gmail.com>
      Signed-off-by: NDave Airlie <airlied@redhat.com>
      8f552a66
  2. 26 10月, 2009 10 次提交
  3. 16 10月, 2009 7 次提交
  4. 15 10月, 2009 2 次提交
  5. 13 10月, 2009 1 次提交
  6. 12 10月, 2009 11 次提交
  7. 08 10月, 2009 6 次提交
  8. 07 10月, 2009 1 次提交
  9. 06 10月, 2009 1 次提交