Skip to content

cloud-kernel
cloud-kernel

openanolis / cloud-kernel
1 年多 前同步成功

通知 161
Star 36
Fork 7
cloud-kernel
cloud-kernel
切换分支/标签
  1. 15 6月, 2016 1 次提交
    • L
      ASoC: adau17x1: Add support for specifying the MCLK using the CCF · 5d76de61
      由 Lars-Peter Clausen 提交于 
      The devices from the ADAU17X1 family all have a MCLK clock input which
supplies the master clock for the device. The master clock is used as the
input clock for the PLL. Currently the MCLK rate as well as the desired PLL
output frequency need to be supplied by calling snd_soc_dai_set_pll() form
a machine driver.

Add support for specifying the MCLK using the common clock framework. In
addition to that also automatically configure the PLL to a suitable rate
if the master clock was provided using the CCW. This allows to use the
CODEC driver without any special configuration requirements from the
machine driver.

While the PLL output frequency can be configured over a (more or less)
continuous range the narrowness of the range and the other constraints of
the clocking tree usually only result in two output frequencies that will
actually be chosen. One for 44.1kHz based rates and one for 48kHz based
rates, these are the rates that the automatic PLL configuration will use.
For the rare case where a non-standard setup is required a machine driver
can disable the auto-configuration and configure a custom frequency using
the existing mechanisms.

If the common clock framework is not enabled clk_get() will return NULL and
the driver will function as before and the clock rate needs to be
configured manually.
Signed-off-by: NLars-Peter Clausen <lars@metafoo.de>
Signed-off-by: NMark Brown <broonie@kernel.org>
      5d76de61
  3. 10 6月, 2016 1 次提交
    • L
      ASoC: adau: Factor out shared PLL configuration code · 0eadaa9c
      由 Lars-Peter Clausen 提交于 
      Multiple devices from the ADAU family share the same PLL structure and
configuration register layout. Introduce a new helper module that can be
used to calculated the PLL configuration registers based on a specified
input frequency and the desired output frequency of the PLL.

The ADAU1761/ADAU1781 and ADAU1373 drivers are updated to make use of this
new helper module. But future drivers for additional devices from the ADAU
family are also expected to make use of it.

In anticipation of sharing more infrastructure code between different
devices from the ADAU family the new module is called adau-utils.
Signed-off-by: NLars-Peter Clausen <lars@metafoo.de>
Signed-off-by: NMark Brown <broonie@kernel.org>
      0eadaa9c
  5. 19 5月, 2016 2 次提交
  7. 17 5月, 2016 1 次提交
  9. 13 5月, 2016 3 次提交
  11. 12 5月, 2016 2 次提交
  13. 11 5月, 2016 15 次提交
  15. 07 5月, 2016 1 次提交
  17. 05 5月, 2016 4 次提交
  19. 04 5月, 2016 1 次提交
  21. 02 5月, 2016 1 次提交
  23. 29 4月, 2016 4 次提交
  25. 27 4月, 2016 4 次提交