1. 03 6月, 2012 5 次提交
  2. 19 5月, 2012 1 次提交
  3. 18 5月, 2012 2 次提交
  4. 16 5月, 2012 1 次提交
  5. 15 5月, 2012 2 次提交
  6. 14 5月, 2012 3 次提交
  7. 13 5月, 2012 1 次提交
  8. 12 5月, 2012 2 次提交
  9. 10 5月, 2012 7 次提交
  10. 09 5月, 2012 5 次提交
  11. 08 5月, 2012 2 次提交
  12. 04 5月, 2012 1 次提交
  13. 02 5月, 2012 2 次提交
  14. 01 5月, 2012 5 次提交
  15. 30 4月, 2012 1 次提交
    • E
      ASoC: tlv312aic23: unbreak resume · e875c1e3
      Eric Bénard 提交于
      * commit f9dfbf91 "ASoC: tlv320aic23: convert to soc-cache" leads to
      a bug preventing resumeof the codec as regmap expects a 9 bits data
      register but 0xFFFF is passed in tlv320aic23_set_bias_level and this
      values gets cached preventing any write to the TLV320AIC23_PWR
      register as the final value produced by regmap is (register << 9) | value
      
      * this patch solves the problem by only working on the 9 bits the
      register contains.
      Signed-off-by: NEric Bénard <eric@eukrea.com>
      Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>
      Cc: stable@vger.kernel.org
      e875c1e3