1. 30 7月, 2013 8 次提交
  2. 29 7月, 2013 5 次提交
  3. 28 7月, 2013 22 次提交
  4. 27 7月, 2013 4 次提交
  5. 25 7月, 2013 1 次提交
    • D
      pch_gbe: Add MinnowBoard support · f1a26fdf
      Darren Hart 提交于
      The MinnowBoard uses an AR803x PHY with the PCH GBE which requires
      special handling. Use the MinnowBoard PCI Subsystem ID to detect this
      and add a pci_device_id.driver_data structure and functions to handle
      platform setup.
      
      The AR803x does not implement the RGMII 2ns TX clock delay in the trace
      routing nor via strapping. Add a detection method for the board and the
      PHY and enable the TX clock delay via the registers.
      
      This PHY will hibernate without link for 10 seconds. Ensure the PHY is
      awake for probe and then disable hibernation. A future improvement would
      be to convert pch_gbe to using PHYLIB and making sure we can wake the
      PHY at the necessary times rather than permanently disabling it.
      Signed-off-by: NDarren Hart <dvhart@linux.intel.com>
      Cc: "David S. Miller" <davem@davemloft.net>
      Cc: "H. Peter Anvin" <hpa@zytor.com>
      Cc: Peter Waskiewicz <peter.p.waskiewicz.jr@intel.com>
      Cc: Andy Shevchenko <andriy.shevchenko@linux.intel.com>
      Cc: Joe Perches <joe@perches.com>
      Cc: netdev@vger.kernel.org
      f1a26fdf