Skip to content

cloud-kernel
cloud-kernel

openanolis / cloud-kernel
1 年多 前同步成功

通知 161
Star 36
Fork 7
cloud-kernel
cloud-kernel
切换分支/标签
  1. 19 10月, 2007 1 次提交
  3. 18 10月, 2007 1 次提交
    • M
      [MIPS] SYNC emulation for MIPS I processors · 60b0d655
      由 Maciej W. Rozycki 提交于 
      Userland, including the C library and the dynamic linker, is keen to use
the SYNC instruction, even for "generic" MIPS I binaries these days.
Which makes it less than useful on MIPS I processors.

This change adds the emulation, but as our do_ri() infrastructure was not
really prepared to take yet another instruction, I have rewritten it and
its callees slightly as follows.

Now there is only a single place a possible signal is thrown from.  The
place is at the end of do_ri().  The instruction word is fetched in
do_ri() and passed down to handlers.  The handlers are called in sequence
and return a result that lets the caller decide upon further processing.
If the result is positive, then the handler has picked the instruction,
but a signal should be thrown and the result is the signal number.  If the
result is zero, then the handler has successfully simulated the
instruction.  If the result is negative, then the handler did not handle
the instruction; to make it more obvious the calls do not follow the usual
0/-Exxx result convention they now return -1 instead of -EFAULT.

The calculation of the return EPC is now at the beginning.  The reason is
it is easier to handle it there as emulation callees may modify a register
and an instruction may be located in delay slot of a branch whose result
depends on the register.  It has to be undone if a signal is to be raised,
but it is not a problem as this is the slow-path case, and both actions
are done in single places now rather than the former being scattered
through emulation handlers.

The part of do_cpu() being covered follows the changes to do_ri().
Signed-off-by: NMaciej W. Rozycki <macro@linux-mips.org>
Signed-off-by: NRalf Baechle <ralf@linux-mips.org>

---
      60b0d655
  5. 17 10月, 2007 1 次提交
    • R
      [MIPS] IP22: Fix warning. · eae23f2c
      由 Ralf Baechle 提交于 
        CC      arch/mips/sgi-ip22/ip22-berr.o
arch/mips/sgi-ip22/ip22-berr.c: In function 'ip22_be_interrupt':
arch/mips/sgi-ip22/ip22-berr.c:100: warning: passing argument 2 of 'die_if_kernel' discards qualifiers from pointer target type
Signed-off-by: NRalf Baechle <ralf@linux-mips.org>
      eae23f2c
  7. 12 10月, 2007 5 次提交
  9. 27 8月, 2007 2 次提交
  11. 01 8月, 2007 1 次提交
  13. 18 7月, 2007 1 次提交
  15. 14 7月, 2007 2 次提交
  17. 13 7月, 2007 1 次提交
  19. 11 7月, 2007 5 次提交
  21. 06 7月, 2007 1 次提交
  23. 21 6月, 2007 1 次提交
  25. 12 6月, 2007 3 次提交
  27. 07 6月, 2007 1 次提交
  29. 11 5月, 2007 3 次提交
  31. 09 5月, 2007 1 次提交
  33. 20 4月, 2007 2 次提交
  35. 17 3月, 2007 1 次提交
  37. 22 2月, 2007 1 次提交
    • F
      [MIPS] Add basic SMARTMIPS ASE support · 9693a853
      由 Franck Bui-Huu 提交于 
      This patch adds trivial support for SMARTMIPS extension. This extension
is currently implemented by 4KS[CD] CPUs.

Basically it saves/restores ACX register, which is part of the SMARTMIPS
ASE, when needed. This patch does *not* add any support for Smartmips MMU
features.

Futhermore this patch does not add explicit support for 4KS[CD] CPUs since
they are respectively mips32 and mips32r2 compliant.  So with the current
processor configuration, a platform that has such CPUs needs to select
both configs:

	CPU_HAS_SMARTMIPS
	SYS_HAS_CPU_MIPS32_R[12]

This is due to the processor configuration which is mixing up all the
architecture variants and the processor types.

The drawback of this, is that we currently pass '-march=mips32' option to
gcc when building a kernel instead of '-march=4ksc' for 4KSC case. This
can lead to a kernel image a little bit bigger than required.
Signed-off-by: NFranck Bui-Huu <fbuihuu@gmail.com>
Signed-off-by: NRalf Baechle <ralf@linux-mips.org>
      9693a853
  39. 21 2月, 2007 1 次提交
  41. 19 2月, 2007 1 次提交
  43. 30 11月, 2006 3 次提交
  45. 01 11月, 2006 1 次提交