- 29 7月, 2014 1 次提交
-
-
由 Suman Anna 提交于
HwSpinlocks are supported on TI's AM33xx, AM43xx and DRA7xx SoC device families as well. The IPs are identical to that of OMAP4/OMAP5, except for the number of locks. Add a depends on to the above family of SoCs to enable the build support for OMAP hwspinlock driver for any of the above SoC configs. Signed-off-by: NSuman Anna <s-anna@ti.com> [small commit log changes] Signed-off-by: NOhad Ben-Cohen <ohad@wizery.com>
-
- 05 4月, 2013 1 次提交
-
-
由 Vincent Stehlé 提交于
OMAP5 has spinlocks, too. Signed-off-by: NVincent Stehlé <v-stehle@ti.com> Cc: Tony Lindgren <tony@atomide.com> Signed-off-by: NOhad Ben-Cohen <ohad@wizery.com>
-
- 22 9月, 2011 2 次提交
-
-
由 Mathieu J. Poirier 提交于
Add hwspinlock driver for U8500's Hsem hardware. At this point only HSem's protocol 1 is used (i.e. no interrupts). Signed-off-by: NMathieu Poirier <mathieu.poirier@linaro.org> Acked-by: NLinus Walleij <linus.walleij@linaro.org> [ohad@wizery.com: adopt recent hwspin_lock_{un}register API changes] [ohad@wizery.com: set the owner member of the driver] [ohad@wizery.com: mark ->remove() function as __devexit] [ohad@wizery.com: write commit log] [ohad@wizery.com: small cleanups] Signed-off-by: NOhad Ben-Cohen <ohad@wizery.com>
-
由 Ohad Ben-Cohen 提交于
Simplify hwspinlock's Kconfig by making the global CONFIG_HWSPINLOCK entry invisible; users will just select it when needed. This also prepares the ground for adding hwspinlock support for other platforms (the 'depends on ARCH_OMAP4' was rather hideous, and while we're at it, a dedicated menu is added). Signed-off-by: NOhad Ben-Cohen <ohad@wizery.com>
-
- 19 3月, 2011 1 次提交
-
-
由 Ohad Ben-Cohen 提交于
Currently only OMAP4 supports hwspinlocks, so don't bother asking anyone else. Signed-off-by: NOhad Ben-Cohen <ohad@wizery.com> Signed-off-by: NTony Lindgren <tony@atomide.com>
-
- 18 2月, 2011 2 次提交
-
-
由 Simon Que 提交于
Add hwspinlock support for the OMAP4 Hardware Spinlock device. The Hardware Spinlock device on OMAP4 provides hardware assistance for synchronization between the multiple processors in the system (dual Cortex-A9, dual Cortex-M3 and a C64x+ DSP). [ohad@wizery.com: adapt to hwspinlock framework, tidy up] Signed-off-by: NSimon Que <sque@ti.com> Signed-off-by: NHari Kanigeri <h-kanigeri2@ti.com> Signed-off-by: NKrishnamoorthy, Balaji T <balajitk@ti.com> Signed-off-by: NOhad Ben-Cohen <ohad@wizery.com> Cc: Benoit Cousson <b-cousson@ti.com> Cc: Kevin Hilman <khilman@ti.com> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Paul Walmsley <paul@pwsan.com> Cc: Russell King <linux@arm.linux.org.uk> Signed-off-by: NTony Lindgren <tony@atomide.com>
-
由 Ohad Ben-Cohen 提交于
Add a platform-independent hwspinlock framework. Hardware spinlock devices are needed, e.g., in order to access data that is shared between remote processors, that otherwise have no alternative mechanism to accomplish synchronization and mutual exclusion operations. Signed-off-by: NOhad Ben-Cohen <ohad@wizery.com> Cc: Hari Kanigeri <h-kanigeri2@ti.com> Cc: Benoit Cousson <b-cousson@ti.com> Cc: Kevin Hilman <khilman@ti.com> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Paul Walmsley <paul@pwsan.com> Cc: Russell King <linux@arm.linux.org.uk> Acked-by: NArnd Bergmann <arnd@arndb.de> Signed-off-by: NTony Lindgren <tony@atomide.com>
-