1. 23 5月, 2015 2 次提交
  2. 28 3月, 2015 1 次提交
  3. 12 3月, 2015 1 次提交
  4. 26 2月, 2015 1 次提交
  5. 30 1月, 2015 1 次提交
  6. 29 1月, 2015 1 次提交
  7. 26 10月, 2014 1 次提交
  8. 07 10月, 2014 1 次提交
  9. 08 8月, 2014 1 次提交
  10. 07 8月, 2014 2 次提交
  11. 09 7月, 2014 1 次提交
  12. 28 6月, 2014 1 次提交
  13. 10 5月, 2014 1 次提交
    • A
      iio:adc: at91 requires the input subsystem · 758ee467
      Arnd Bergmann 提交于
      Building the at91 adc driver with CONFIG_INPUT disabled results in this
      build error:
      
      ERROR: "input_event" [drivers/iio/adc/at91_adc.ko] undefined!
      ERROR: "input_unregister_device" [drivers/iio/adc/at91_adc.ko] undefined!
      ERROR: "input_free_device" [drivers/iio/adc/at91_adc.ko] undefined!
      ERROR: "input_register_device" [drivers/iio/adc/at91_adc.ko] undefined!
      ERROR: "input_set_abs_params" [drivers/iio/adc/at91_adc.ko] undefined!
      ERROR: "input_allocate_device" [drivers/iio/adc/at91_adc.ko] undefined!
      
      To make sure we can build random configurations, this adds a Kconfig
      dependency on CONFIG_INPUT, as we do for other similar drivers.
      Signed-off-by: NArnd Bergmann <arnd@arndb.de>
      Cc: linux-iio@vger.kernel.org
      Cc: Josh Wu <josh.wu@atmel.com>
      Cc: Maxime Ripard <maxime.ripard@free-electrons.com>
      Acked-by: NNicolas Ferre <nicolas.ferre@atmel.com>
      Signed-off-by: NJonathan Cameron <jic23@kernel.org>
      758ee467
  14. 26 4月, 2014 1 次提交
  15. 12 4月, 2014 1 次提交
  16. 18 3月, 2014 1 次提交
  17. 17 3月, 2014 2 次提交
  18. 02 3月, 2014 1 次提交
    • L
      iio:adc: Add Xilinx XADC driver · bdc8cda1
      Lars-Peter Clausen 提交于
      The Xilinx XADC is a ADC that can be found in the series 7 FPGAs from Xilinx.
      The XADC has a DRP interface for communication. Currently two different
      frontends for the DRP interface exist. One that is only available on the ZYNQ
      family as a hardmacro in the SoC portion of the ZYNQ. The other one is available
      on all series 7 platforms and is a softmacro with a AXI interface. This driver
      supports both interfaces and internally has a small abstraction layer that hides
      the specifics of these interfaces from the main driver logic.
      
      The ADC has a couple of internal channels which are used for voltage and
      temperature monitoring of the FPGA as well as one primary and up to 16 channels
      auxiliary channels for measuring external voltages. The external auxiliary
      channels can either be directly connected each to one physical pin on the FPGA
      or they can make use of an external multiplexer which is responsible for
      multiplexing the external signals onto one pair of physical pins.
      
      The voltage and temperature monitoring channels also have an event capability
      which allows to generate a interrupt when their value falls below or raises
      above a set threshold.
      
      Buffered sampling mode is supported by the driver, but only for AXI-XADC since
      the ZYNQ XADC interface does not have capabilities for supporting buffer mode
      (no end-of-conversion interrupt). If buffered mode is supported the driver will
      register two triggers. One "xadc-samplerate" trigger which will generate samples
      with the configured samplerate. And one "xadc-convst" trigger which will
      generate one sample each time the CONVST (conversion start) signal is asserted.
      Signed-off-by: NLars-Peter Clausen <lars@metafoo.de>
      Signed-off-by: NJonathan Cameron <jic23@kernel.org>
      bdc8cda1
  19. 01 3月, 2014 1 次提交
  20. 15 2月, 2014 1 次提交
  21. 28 9月, 2013 1 次提交
  22. 22 9月, 2013 1 次提交
  23. 08 9月, 2013 1 次提交
  24. 17 8月, 2013 1 次提交
    • O
      iio: twl6030-gpadc: TWL6030, TWL6032 GPADC driver · 1696f364
      Oleksandr Kozaruk 提交于
      The GPADC is general purpose ADC found on TWL6030, and TWL6032 PMIC,
      known also as Phoenix and PhoenixLite.
      
      The TWL6030 and TWL6032 have GPADC with 17 and 19 channels
      respectively. Some channels have current source and are used for
      measuring voltage drop on resistive load for detecting battery ID
      resistance, or measuring voltage drop on NTC resistors for external
      temperature measurements. Some channels measure voltage, (i.e. battery
      voltage), and have voltage dividers, thus, capable to scale voltage.
      Some channels are dedicated for measuring die temperature.
      
      Some channels are calibrated in 2 points, having offsets from ideal
      values kept in trim registers. This is used to correct measurements.
      
      The differences between GPADC in TWL6030 and TWL6032:
      - 10 bit vs 12 bit ADC;
      - 17 vs 19 channels;
      - channels have different purpose(i.e. battery voltage
        channel 8 vs channel 18);
      - trim values are interpreted differently.
      
      Based on the driver patched from Balaji TK, Graeme Gregory, Ambresh K,
      Girish S Ghongdemath.
      Signed-off-by: NBalaji T K <balajitk@ti.com>
      Signed-off-by: NGraeme Gregory <gg@slimlogic.co.uk>
      Signed-off-by: NOleksandr Kozaruk <oleksandr.kozaruk@ti.com>
      Signed-off-by: NJonathan Cameron <jic23@kernel.org>
      1696f364
  25. 04 8月, 2013 3 次提交
  26. 23 5月, 2013 1 次提交
  27. 18 3月, 2013 2 次提交
  28. 16 3月, 2013 2 次提交
  29. 26 1月, 2013 1 次提交
  30. 30 11月, 2012 2 次提交
  31. 20 11月, 2012 2 次提交